Static-Based Techniques | Verification Academy

Featured Recordings

Improving Initial RTL Quality

This session will help you lower risks and improve team agility and development consistency by optimizing verification. Using designer-driven verification flows, designers get intent-focused insight to find issues when they are cheapest and easiest to fix.

Introduction to Questa Lint and CDC for Designers

In this session, you will learn why code quality matters regardless of whether you are coding an ASIC, FPGA or IP block, what metastability is and how it will affect silicon bring-up and how addressing these points during the design process is critical to achieving tight schedules with limited resources.

Fix an FPGA: Ways to Find and Fix FPGA Failures Faster

This session will identify how an RTL linting tool embedded within a continuous design checking process during code development and IP block integration can catch bug escapes earlier, while mitigating unforeseen FPGA development and design IP reuse cost.

‘The Dog Ate my RTL’ Doesn’t Work Anymore

In this session, you will learn how to identify ways to remove the lack of a testbench as the cause of lower quality RTL and how to accomplish an improved RTL quality-focused flow.

Design Solutions Sessions

Questa Lint vs Formal AutoCheck

In this session you will gain an understanding of the similarities and differences between Lint and Formal AutoChecking tools, and how they can be used together to increase the quality of RTL deliverables.

Fix an FPGA: Ways to Find and Fix FPGA Failures Faster

‘The Dog Ate my RTL’ Doesn’t Work Anymore

In this session, you will learn how to identify ways to remove the lack of a testbench as the cause of lower quality RTL and how to accomplish an improved RTL quality-focused flow.

Introduction to Questa Lint and CDC for Designers

Acceleration Without Compromise: How to Finish Faster with Hierarchical CDC+RDC Methodologies

In this session you will learn how to properly deploy hierarchical methodologies in CDC and RDC verification such that neither accuracy nor the performance expected from a hierarchical flow is compromised.

CDC Philosophy: The existential questions of constraints, waivers, and truth

In this session we will increase your confidence that the CDC results you see are truly reflective of the quality of your design. Using automated assertion-based verification flows and other verification techniques, the designer can know that the constraints and waivers applied are applied correctly.

Questa® Lint Demo - Find and Fix RTL Issues

Questa Lint Demo Session | Subject Matter Expert - Tom Carlstedt-Duke

This session demonstrates how Questa Lint is used to find and fix RTL issues without a testbench or constraints

Questa® X-Check Demo - Identify "X" Issues

This session demonstrates how the Questa X-Check tool can identify X issues without any simulation, complementing Questa Lint and AutoCheck for a full suite of RTL checks.

Questa® AutoCheck Demo - Advanced Linting

This session demonstrates the Questa AutoCheck advanced linting tool and how it can be used with Questa Lint and Questa X-Check for a full suite of RTL checks without a testbench.

Questa® CDC Verification Demo

This session demonstrates the Questa CDC Verification comprehensive solution to clock-domain verification.

Questa® Reset Domain Crossing (RDC) Demo

This session will demonstrate the Questa RDC Verification Solution and will introduce key features in RDC GUI, like RDC Matrix, Directive Window and other debug features.

CDC Verification: Beyond Structural Analysis

In this session, we will cover the overall CDC methodology and cover CDC protocols and reconvergence in more details and show what could happen if these steps are skipped.

Trouble: Three CDC Glitches That Only a Netlist Will See

This session will help you lower risks, development schedules and costs by identifying netlist CDC issues that are never caught with normal RTL CDC runs

A Methodology for Comprehensive CDC+RDC Analysis

This session will help you improve your development schedules and predictability by identifying the key functions and processes that must be deployed in a comprehensive CDC and RDC methodology.

Handling Reset Domain Crossing for Designs with Set-Reset Flops

This paper specifically explores the different possible scenarios with such flops and problems introduced by these in the RDC closure. Which potentially can be dangerous and time consuming.

Preventing Glitch Nightmares on CDC Paths: The Three Witches

In this paper, we first explain the glitch problems in various types of CDC paths. Then, we summarize the automatic formal-based glitch detection methodology [2] that we have deployed for a few years.

Advance your Designs with Advances in CDC and RDC

In this session you will gain an understanding of valuable new capabilities available in Questa CDC, RDC and Signoff CDC that are important to leverage early and often in development to ensure working and error-free multi-clock and reset designs.

A Methodology for Comprehensive CDC Analysis

In this session we will talk about the right methodology of Clock-Domain Crossing analysis for early design closure.

RDC Overview & Questa RDC Methodology

In this session, you will learn more about Reset Domain Crossing problems and methods to address it. Then you will be introduced to the Questa-RDC solution, how it catches true RDC issues and what is our proposed methodology of RDC flow to filter noise and have better QoR.

When Are You Done Running CDC?

In this session you will learn whether or not you might still have asynchronous clock or reset issues lurking in your design, despite having identified the crossings, ensured synchronizers are present, and reviewed your code – or even already run CDC analysis, ensuring that all CDCs are solid.

Why Reset Domain Crossing Verification is an Emerging Requirement

In this session, you will learn what RDC covers that CDC does not and the appropriate time in the development cycle to deploy RDC.

Clock-Domain Crossing Analyses and Verification

This session explains the importance of a complete CDC methodology to produce error-free silicon.

Integrated Approach to Power Domain/Clock-Domain Crossing Checks

Power Aware/CDC simulations play an important role in System Resources block verification. The session discusses overcoming challenges in making the testbench work seamlessly across NON_PA and PA configurations.

No One Expects Gate Level CDC Verification and Glitch Detection for ASIC Signoff!

In this session we will share a real world case study of how the customer applied Questa CDC the RTL level, then Questa Signoff CDC for gate-level CDC and glitch detection to wring out 3 glitches among millions of signals. (One of the glitch sources found was one that they had suspected; but the other two were a complete surprise.)

Clock-Domain Crossing with HDM - Enhanced Accuracy and Seamless Visibility at SOC Level

CDC Analysis at SOC level involves huge challenges in terms of capacity, quality of results, and ease of debug, dependencies and ownership of IPs. The flagship SOC designs are typically the biggest and the most complex.

Why Gate Level CDC is Needed (Even After RTL CDC Closure!)

In this session, you will learn how to leverage inputs from RTL CDC verification to automate and accelerate gate-level CDC verification closure with very "low noise" results.

My Experience with Questa® CDC Bring-Up

In this session, you will learn from Knowles Intelligent Audio on how they utilize Questa® CDC to achieve successful results.

What Is CDC Protocol Verification, Prevent Bugs in Your Silicon

What Is CDC Protocol Verification, and Why You Absolutely Need It To Prevent Bugs in Your Silicon Session | Subject Matter Expert - Kurt Takara | Academy Live Web Seminar

In this session, we discuss the pros and cons of various approaches to verifying CDC protocols and we show how Questa CDC automatically generates protocol assertions.

Orange is the New Black, Reset Verification is the New CDC

In this session we will show how to an automated formal app can exhaustively identify reset-specific killer bugs in your design.

Questa® CDC Power Aware Demo

This session demonstrates the Questa® CDC Power Aware solution for verifying low power designs including clock domain crossing (CDC) and voltage domain crossing (VDC) paths.

How to Keep UPF from Ruining Your CDC Analysis

In this session we will discuss the effects of advanced low power design on CDC by the addition of isolation cells, retention cells, level shifters, and dynamic voltage scaling.

Describing Low Power Logic with UPF

This session describes the clock-domain crossing requirements for low power designs and explains the CDC issues introduced by power control logic.

Integrating Power Aware CDC into a Design Flow

This session describes a low power verification methodology and how the Questa® Power Aware CDC solution may be integrated into your design flow.

Understanding Low Power Impact on CDC Logic

This session describes the impact of low power design techniques on design and CDC logic and also explains dynamic voltage and frequency scaling (DVFS) and its effect on CDC design and verification.

Power Aware CDC Introduction and Overview

Introduction and Overview Session | Subject Matter Expert - Kurt Takara | Power Aware CDC Verification Course

This session introduces the design challenges created by low power designs and the implications that these designs have on CDC verification.

Next-Generation Power Aware CDC Verification – What Have We Learned?

This paper describes what we've learned from next-generation Power Aware CDC verification including low power design challenges.

Questa® CDC Demo

Questa CDC addresses a number of critical verification issues that simply cannot be dealt with by simulation-based verification techniques.

Understanding Coverage Holes

This session will review the analysis of coverage results to identify and respond to coverage holes appropriately.

CDC Verification of an Accelerated Processing Unit

This session will show how formal technology solutions ease the verification of critical elements of your designs such as Clock-Domain Crossings and CDC synchronization logic.

Introduction to CDC

This session introduces a survey of today’s CDC verification challenges, and the steps necessary to mature an organization’s CDC capabilities.

Metastability Verification Flow

This session introduces the three elements of a CDC verification flow, and discusses how to scale a CDC flow to a full chip solution.

Integrating CDC Into A Flow

This session introduces a systematic set of steps to help you integrate Clock-Domain Crossing (CDC) into your flow.

This site uses cookies to improve your user experience and to provide you with content we believe will be of interest to you. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this website, you consent to the use of our cookies.

Languages & Standards

Methodologies

Techniques & Tools

Universal Verification Methodology (UVM)

Featured Courses

Additional Courses

Formal-Based Techniques

Analog/Mixed Signal

UVM Forum

SystemVerilog Forum

Coverage Forum

Additional Forums

Implementation Patterns

Specification Patterns

Pattern Resources

UVM Cookbook

Coding Guidelines & Deployment

Coverage Cookbook

Featured & On-Demand

On-Demand Library

Recording Archive

Conferences & WRG

Siemens EDA Learning Center

Blog & News

Verification Horizons Publication

About Us

Training

Portfolio

Explore

Siemens

Contact