Register Layer Adapter
The UVM register model access methods generate bus read and write cycles using generic register transactions.
![](https://res.cloudinary.com/dlzix82l9/image/upload/f_auto/v1689627396/UVM-Cookbook/Registers-Chapter/uvm-cookbook_register-layer-adapter_qsmlph.jpg)
Full-access members only
Register your account to view Register Layer Adapter
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.