|
SV Assertions using $past()
|
|
2
|
41
|
February 18, 2026
|
|
How to create a SystemVerilog testbench for my ALU's parent circuit?
|
|
2
|
28
|
February 18, 2026
|
|
Formal arguments to properties / sequences
|
|
1
|
21
|
February 13, 2026
|
|
A query about push_back and pop_front
|
|
10
|
3962
|
February 12, 2026
|
|
SVA sampling of always( a ##1 b[->1] )
|
|
6
|
39
|
February 8, 2026
|
|
Vending Machine in System Verilog
|
|
2
|
179
|
February 2, 2026
|
|
Constraint Randomization Interview Question
|
|
22
|
5577
|
January 25, 2026
|
|
Interview question on constraint
|
|
24
|
12083
|
January 20, 2026
|
|
Assertion question :-
|
|
9
|
541
|
January 18, 2026
|
|
SystemVerilog constraint: unique addr across array of structs without auxiliary array
|
|
3
|
103
|
January 9, 2026
|
|
AHB Lite protocol Verification
|
|
2
|
642
|
January 7, 2026
|
|
Assertion error
|
|
3
|
59
|
January 5, 2026
|
|
Sequence which admits : No match v/s Hard Zero
|
|
8
|
410
|
December 27, 2023
|
|
Semaphore put method question
|
|
5
|
432
|
December 28, 2025
|
|
SVA to check a N-stage synchronizer output
|
|
9
|
98
|
December 18, 2025
|
|
Connection using modports with different signals
|
|
6
|
65
|
December 12, 2025
|
|
Deep copy using shallow copy
|
|
1
|
74
|
December 6, 2025
|
|
Once a certain sequence occurs that another seq shouldn't occur till simulation ends
|
|
8
|
675
|
December 4, 2025
|
|
Adding and deleting elements of dynamic type at same time
|
|
2
|
83
|
November 29, 2025
|
|
What are the best Python-HDL/HLS/HVL Bridges/Interfaces/Communications Modules?
|
|
0
|
83
|
November 17, 2025
|
|
UVM 1800.2 (2020.3.1) - Individual accesses have wrong addresses
|
|
2
|
83
|
November 13, 2025
|
|
Individual field access causes extra reads/writes?
|
|
5
|
50
|
November 12, 2025
|
|
Resume simulation when any 2 threads out of 3 get completed within fork-join_any
|
|
9
|
4244
|
November 12, 2025
|
|
Question regarding followed by operator in SVA (#-# and #=#
|
|
0
|
65
|
November 11, 2025
|
|
System verilog constraint help
|
|
2
|
130
|
November 11, 2025
|
|
Chained Implications in SVA
|
|
0
|
63
|
November 3, 2025
|
|
Why only ##1 (single delay operator) used in the case of multiple clock sequences?
|
|
2
|
683
|
November 3, 2025
|
|
restricting sequence as long as one variable is asserted
|
|
4
|
86
|
November 2, 2025
|
|
Paper: Understanding SVA Degeneracy
|
|
9
|
610
|
October 29, 2025
|
|
Multiple analysis ports to single implementation
|
|
8
|
227
|
October 23, 2025
|