|
About the SystemVerilog category
|
|
0
|
959
|
January 1, 2023
|
|
SystemVerilog Assertions Free/Symbolic Variable Usage Error
|
|
1
|
13
|
May 23, 2025
|
|
IEEE Std 1800™-2023: 7.12.5 Array mapping method
|
|
1
|
28
|
May 23, 2025
|
|
Constraint Solver error
|
|
3
|
11
|
May 23, 2025
|
|
Number of coverpoint bins
|
|
3
|
15
|
May 23, 2025
|
|
Observing duplicate bins within covergroup instance
|
|
3
|
25
|
May 22, 2025
|
|
Assertion for 55mhz clock
|
|
3
|
37
|
May 22, 2025
|
|
Counter assertion
|
|
2
|
2324
|
May 22, 2025
|
|
Functional Coverage At Subsystem or SOC Level
|
|
0
|
12
|
May 22, 2025
|
|
VPI printf 4-bit logic type
|
|
1
|
11
|
May 22, 2025
|
|
Issue with Defining a 2D Non-Deterministic Array in Formal Verification Property
|
|
0
|
14
|
May 21, 2025
|
|
What is an interface? not in code but inside a chip what is it actually? what does it contain? Im confusing it with protocol
|
|
1
|
17
|
May 21, 2025
|
|
Access internal reg and local param of the RTL from the sva file
|
|
2
|
14
|
May 21, 2025
|
|
SVA assertions and preponed region evaluation
|
|
5
|
34
|
May 20, 2025
|
|
Query related to automatic task in class
|
|
6
|
619
|
May 20, 2025
|
|
How to separate the namespace between a random-constrained object's member and the calling class' member
|
|
6
|
23
|
May 20, 2025
|
|
Dynamic Array in ascending order with sum of elements
|
|
5
|
33
|
May 19, 2025
|
|
Given a 32 bit address field as a class member, write a constraint to generate a random value such that it always has 10 bits as 1 and no two bits next to each other should be 1. Please solve this I'm unable to proceed
|
|
9
|
267
|
May 19, 2025
|
|
Cover the scenario
|
|
11
|
91
|
May 19, 2025
|
|
Split an array equally and unique
|
|
11
|
232
|
May 19, 2025
|
|
Need help to generate pattern 10110111011110111110
|
|
11
|
455
|
May 19, 2025
|
|
FIFO module assertion
|
|
2
|
303
|
May 19, 2025
|
|
Assertion for signal toggling
|
|
5
|
307
|
May 18, 2025
|
|
D flip flop with active low reset and enable signal to capture the data
|
|
4
|
41
|
May 18, 2025
|
|
Functional Coverage for larger bit size
|
|
1
|
22
|
May 17, 2025
|
|
Query regarding witness for vacuosly passing assertions in Formal Verification
|
|
0
|
18
|
May 17, 2025
|
|
Percentage weighted distribution of SV Constraints
|
|
6
|
1998
|
May 16, 2025
|
|
Constraining address generation for each block of memory in cyclic order
|
|
3
|
353
|
May 16, 2025
|
|
Can we randomize strings in systemverilog
|
|
5
|
9763
|
May 15, 2025
|
|
Resume simulation when any 2 threads out of 3 get completed within fork-join_any
|
|
8
|
3907
|
May 15, 2025
|