|
Behavior of D flip flop
|
|
0
|
93
|
September 9, 2025
|
|
Stop counting of a thread using fork join
|
|
0
|
70
|
June 29, 2025
|
|
Illegal output port connection
|
|
3
|
99
|
June 20, 2025
|
|
Expecting a statement Error in register control module
|
|
3
|
61
|
June 13, 2025
|
|
Question about testbench can not catch posedge clk
|
|
2
|
107
|
June 2, 2025
|
|
Valid Data Filter
|
|
2
|
209
|
February 16, 2025
|
|
Synthesizability of the following code
|
|
0
|
74
|
February 12, 2025
|
|
Need to printing the values in binary with leading zeros
|
|
1
|
368
|
May 23, 2024
|
|
Case statement range
|
|
3
|
244
|
May 17, 2024
|
|
Part vector selection
|
|
3
|
275
|
May 17, 2024
|
|
What happens when we assign a value to a net at the time of declaration?
|
|
4
|
332
|
May 10, 2024
|
|
How to pass an array in verilog funcion
|
|
10
|
822
|
December 6, 2023
|
|
Explanation of %p in verilog $display function
|
|
1
|
1890
|
October 19, 2023
|
|
Is there a way to make the force value propagate beyond the double assigned wire
|
|
1
|
293
|
September 12, 2023
|
|
System verilog compiler directive Q
|
|
0
|
454
|
May 13, 2023
|
|
Long delay not working properly in Verilog
|
|
4
|
864
|
April 27, 2023
|
|
Swap bit
|
|
2
|
893
|
March 29, 2023
|
|
Signal delay by X clock cycles in System Verilog
|
|
5
|
24555
|
December 9, 2022
|
|
Need help with the error
|
|
1
|
750
|
November 14, 2022
|
|
Control over randomization without using constraint
|
|
3
|
815
|
July 22, 2022
|
|
Gate level modeling for pull up termination
|
|
1
|
1133
|
December 25, 2021
|
|
Shifting operation
|
|
3
|
964
|
July 26, 2021
|
|
T flipflop clock cannot be seen in simulation graph
|
|
4
|
691
|
July 1, 2021
|
|
@always position
|
|
2
|
711
|
January 16, 2021
|
|
Non- Blocking assignments with Transport delay
|
|
1
|
1381
|
November 1, 2020
|
|
Functions with assign statements
|
|
3
|
3042
|
November 1, 2020
|
|
Can you use a radix to print readable names in Verilog (or SystemVerilog)?
|
|
2
|
1068
|
November 1, 2020
|
|
How to use assign inside $test$plusargs in systemverilog?
|
|
4
|
5527
|
July 12, 2020
|
|
Recent Verilog HDL Basics Tutorial
|
|
2
|
1009
|
June 10, 2020
|
|
Do we have any other method to achieve FORCE and RELEASE
|
|
1
|
760
|
April 13, 2020
|