Reg_block.get_reg_by_name returns unexpected null
|
|
0
|
26
|
July 30, 2025
|
First Step in Design Verification
|
|
2
|
108
|
May 27, 2025
|
I cannot find any implementations of a class that extends uvm_reg_file
|
|
1
|
52
|
March 23, 2025
|
UVM RAL, APB WRITE seen but sequence struck
|
|
4
|
60
|
March 3, 2025
|
Query on uvm_reg_hw_reset_seq
|
|
1
|
109
|
August 19, 2024
|
Different RESET Type on UVM register model
|
|
5
|
2084
|
July 3, 2024
|
Skipping a register field from comparison with RAL
|
|
10
|
687
|
May 15, 2024
|
[UVM/REG/DUPLROOT] There are 2 root register models named "reg_model". The names of the root register models have to be unique
|
|
1
|
1332
|
April 16, 2024
|
Uvm_mem reference codes
|
|
2
|
299
|
April 4, 2024
|
Question related to RAL methods
|
|
0
|
301
|
February 26, 2024
|
While doing uvm_reg_hw_reset_seq getting error stating value read from DUT does not match mirrored value
|
|
2
|
748
|
January 10, 2024
|
In UVM RAL, I have 2 active agentS,only one adaptor. how to work 2 transaction in one adaptor?
|
|
0
|
312
|
December 29, 2023
|
I had an issue regarding RAL, i am unable to create a map which should contains maps of different invidual registers
|
|
0
|
321
|
December 6, 2023
|
Mirrored value doesn't match the desired value while running default sequence uvm_reg_hw_reset_seq in ral test
|
|
8
|
1136
|
November 21, 2023
|
Multiple Reset for RAL
|
|
2
|
515
|
November 7, 2023
|
APB2SPI Clock Period Checking Assertion Placement
|
|
0
|
367
|
August 10, 2023
|
Ral Model with multiple instance of same reg block with restriction on port accessing
|
|
1
|
328
|
July 8, 2023
|
Bit Bashing special Register
|
|
1
|
397
|
June 12, 2023
|
System verilog compiler directive Q
|
|
0
|
448
|
May 13, 2023
|
[Register Models]: Is there a way to automate the generation of backdoor paths for registers?
|
|
1
|
399
|
February 24, 2023
|
A race condition between threads concurrently accessing the register model
|
|
1
|
623
|
September 8, 2022
|
RAL model byte_en
|
|
2
|
983
|
July 4, 2022
|
Check the WO register for the value actually written
|
|
2
|
593
|
June 14, 2022
|
UVM/REG/DUPLROOT issue in UVM RAL
|
|
0
|
567
|
May 17, 2022
|
Send_request failed to cast sequence item. User type = uvm_reg_item
|
|
1
|
533
|
May 5, 2022
|
Backdoor write is not working, if questa tool problem what is the commands need for backdoor to work?
|
|
1
|
757
|
March 23, 2022
|
Read and Write for a memory in UVM_RAL
|
|
1
|
782
|
March 23, 2022
|
RAL read and write issues to Design
|
|
9
|
1523
|
March 7, 2022
|
FATAL error in config_db while trying to get object in sequence
|
|
1
|
1053
|
February 28, 2022
|
Functions inside apb adapter are not being called from the test sequence
|
|
2
|
766
|
February 23, 2022
|