In UVM RAL, I have 2 active agentS,only one adaptor. how to work 2 transaction in one adaptor?
|
|
0
|
308
|
December 29, 2023
|
Comparison of RAL write and read data, i am doing a simple write and simple read, how/where can i compare, this data along with address and some of my registers fields are combination of R,W,RW,RMW..etc..,
|
|
1
|
443
|
October 30, 2023
|
Problem in ral modelling for certain scenario
|
|
0
|
371
|
February 25, 2023
|
Access UVM Register Model organized in pages
|
|
0
|
558
|
April 4, 2022
|
How to access fields in encrypted UVM reg model
|
|
2
|
628
|
February 11, 2022
|
Is there any scripts to generate the UVM_RAL using ralgen?
|
|
1
|
929
|
January 10, 2022
|
Does anyone have basic example of IPXACT IEEE Xml format for dual bus access?
|
|
0
|
600
|
September 10, 2021
|
Instantiating multiple uvm_reg_blocks inside top_env
|
|
1
|
777
|
August 2, 2021
|
How to switch between RTL and GATE LEVEL paths wihtout updating build block/register model?
|
|
4
|
990
|
June 2, 2021
|
UVM RAL access type
|
|
4
|
1555
|
May 21, 2021
|
Any open source script to generate UVM RAL Model From IPXACT register input?
|
|
0
|
1456
|
March 5, 2021
|
Check one register in each block using RAL
|
|
1
|
676
|
March 4, 2021
|
Register Modeling
|
|
10
|
1752
|
November 23, 2020
|
Read Method in UVM RAL
|
|
3
|
2237
|
November 8, 2020
|
RAL MODELLING Registers
|
|
0
|
905
|
August 7, 2020
|