|
About the UVM category
|
|
0
|
1172
|
January 1, 2023
|
|
AHB Lite protocol Verification
|
|
2
|
549
|
January 7, 2026
|
|
Working of uvm_cmdline_processor::get_arg_matches
|
|
3
|
24
|
January 6, 2026
|
|
Uvm_hdl_read gives Incorrect value
|
|
3
|
79
|
January 4, 2026
|
|
Confusion with the master monitor and slave monitor functionality
|
|
3
|
57
|
December 22, 2025
|
|
UVM 1.2 new warning - a resource with meta characters in the field name has been created
|
|
12
|
7285
|
December 18, 2025
|
|
UVM FACTORY Example Usage
|
|
2
|
55
|
December 18, 2025
|
|
Configuring agent in Active / Passive mode
|
|
3
|
56
|
December 12, 2025
|
|
Virtual Register
|
|
1
|
49
|
December 10, 2025
|
|
I want the classification which are from where?
|
|
1
|
41
|
December 8, 2025
|
|
Significance of 'contxt' Argument for create() functions of uvm_component_registry N uvm_object_registry
|
|
2
|
1148
|
December 6, 2025
|
|
[Interview Question] Writing a monitor for a given scenario below
|
|
6
|
402
|
December 6, 2025
|
|
How to set_inst_override_by_type a uvm_reg
|
|
7
|
54
|
December 4, 2025
|
|
VIP based verification
|
|
2
|
86
|
November 27, 2025
|
|
AHB Protocol: Data & Address Phase
|
|
0
|
63
|
November 25, 2025
|
|
Display uvm_info including ps values
|
|
7
|
50
|
November 23, 2025
|
|
What are the best Python-HDL/HLS/HVL Bridges/Interfaces/Communications Modules?
|
|
0
|
56
|
November 17, 2025
|
|
Wait_for_state() in a static module doesn't work as expected
|
|
10
|
118
|
November 16, 2025
|
|
UVM 1800.2 (2020.3.1) - Individual accesses have wrong addresses
|
|
2
|
58
|
November 13, 2025
|
|
Individual field access causes extra reads/writes?
|
|
5
|
40
|
November 12, 2025
|
|
UVM RAL: How to execute register access without updating mirrored value?
|
|
1
|
62
|
November 8, 2025
|
|
Code debug help
|
|
2
|
74
|
November 5, 2025
|
|
Vertical re-use (from block to sub-system/chip level)
|
|
5
|
3332
|
November 2, 2025
|
|
Migrating from IP to sub-system level
|
|
2
|
69
|
November 2, 2025
|
|
Why uvm_object_registry is called as lightweight proxy?
|
|
1
|
58
|
October 28, 2025
|
|
UVM Class Hierarchy ? can any one help me by giving me the full uvm base class hierarchy structure
|
|
5
|
86
|
October 27, 2025
|
|
Question on use of RAL model for System-On-Chip verification
|
|
4
|
133
|
October 24, 2025
|
|
Multiple analysis ports to single implementation
|
|
8
|
179
|
October 23, 2025
|
|
How to properly extend a test case from different parents
|
|
2
|
123
|
October 21, 2025
|
|
How to deep copy UVM transaction containing queue of objects?
|
|
3
|
76
|
October 21, 2025
|