Hi i have some doubt.
what is uvm allowing for rtl base reference model can write.
TheUVM does not dictate how a reference model is written. It simply requires that you pass transactions as inputs and outputs in a manner similar to how you would send them to the DUT.