Integrating a UVM Register Model in a Testbench - Overview
Within an UVM testbench a register model is used either as a means of looking up a mirror of the current DUT hardware state or as means of accessing the hardware via the front or back door and updating the register model database.
Full-access members only
Register your account to view Integrating a UVM Register Model in a Testbench - Overview
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.