Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • UCIe Verification IP
      • RTL Profiling
      • RISC-V Design
      • Exploring Formal Coverage
      • Processor Customization
      • Interconnect Formal
      • Formal and the Next Normal
      • Formal Verification Made Easy
      • Data Independence and Non-Determinism
      • Exhaustive Scoreboarding
      • Visualizer Debug Environment
      • Webinar Calendar
    • On-Demand Library

      • SystemVerilog Assertions
      • Practical Flows for Continuous Integration
      • Continuous Integration
      • Questa Verification IQ
      • Avery & Siemens VIP
      • Protocol and Memory Interface Verification
      • HPC Protocols & Memories
      • Preparing for PCIe 6.0: Parts I & II
      • High Defect Coverage
      • SoC Design & Functional Safety Flow
      • Complex Safety Architectures
      • All On-Demand Recordings
    • Recording Archive

      • Lint vs Formal AutoCheck
      • FPGA Design Challenges
      • Design Solutions as a Sleep Aid
      • Fix FPGA Failures Faster
      • CDC and RDC Assist
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Hierarchical CDC+RDC
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • The Three Pillars of Intent-Focused Insight
      • All Webinar Topics
    • Conferences & WRG

      • 2022 Functional Verification Study
      • Improving Your SystemVerilog & UVM Skills
      • Automotive Functional Safety Forum
      • Aerospace & Defense Tech Day
      • Siemens EDA Functional Verification
      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2023
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Xcelerator Academy classes
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - July 2023
      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
  • Home
  • Topics
  • Functional Safety

Functional Safety

Functional Safety

The core mission of every safety-critical standard is to ensure the absence of unreasonable risk due to malfunctioning systems resulting in damage to persons or property. These standards guide programs through risk analysis and Safety Integrity Level (SIL) determination, hardware and software development procedures, and the supporting confirmation measures required to pass certification. Adhering to these standards adds a layer of complexity on to already complex development workflows, often resulting in unplanned time and resource overhead. It is critical that programs take a holistic approach when evaluating the solutions and tool chain deployed into a safety-critical project.

Siemens EDA design and verification solutions combined with Siemens Lifecycle Management tools constitute a portfolio of integrated products covering every step of your safety-critical workflow. Below, you will find the new ISO 26262 course, on-demand webinars covering IEC 61508, DO-254, panel discussions with users and many articles on key technologies to get you started.

Union of SoC Design & Functional Safety Flow

Featured Technical Paper

Selective Radiation Mitigation for Integrated Circuits

Shortened lifecycles and cost reduction coupled with the demand for advanced capabilities continue to challenge project teams delivering IC into space systems. To meet these demands, project teams must continue to evolve across all aspects of the lifecycle, including the implementation and verification of mitigation protections against single event effects. This paper defines a methodology that enables teams to perform selective radiation mitigation and implement an optimal mitigation architecture.

  • Read more about Selective Radiation Mitigation for Integrated Circuits

Featured Functional Safety Webinars

Achieving High Defect Coverage for Safety Critical and High Reliability Designs

Achieving High Defect Coverage for Safety Critical and High Reliability Designs | Subject Matter Expert - Lee Harrison | Academy Live Web Seminar

In this session you will gain an understanding of how Siemens EDA provides practices, methodologies and integrated tool flows that provides a path to reaching the required manufacturing test quality needed for designs targeted at critically safe and high reliability markets.

Exploration into Safety Analysis Techniques That Optimize the Safety Workflow

Exploration into Safety Analysis Techniques That Optimize the Safety Workflow | Subject Matter Expert - Ann Keffer | Siemens EDA 2021 Functional Verification Webinar Series

In this session, you will gain an understanding of how Siemens EDA provides a methodology that results in achieving a single iteration around costly fault injection, resulting in a more predictable project schedule and an accelerated time-to-certification.

Optimizing a Fault Campaign for Complex Mixed-Signal Devices

Optimizing a Fault Campaign for Complex Mixed-Signal Devices | Subject Matter Expert - Jacob Wiltgen | Siemens EDA 2021 Functional Verification Webinar Series

In this session, you will learn details how to effectively set up and execute an ISO 26262 fault campaign for mixed signal designs and establishing an efficient fault injection workflow for analog and digital portions of the design.

Free DO-254 Overview Training

This online academy is for all engineers, project managers, quality assurance professionals, management and others seeking to better understand and jump-start their DO-254, DO-178C and other related compliance requirements. This academy features a growing list of classes, instructional templates and checklists, and other project aids to cover many aspects of avionics compliance, with an emphasis on practical application and success tips.

Learn more.

Functional Safety Courses

Introduction to ISO 26262

Introduction to ISO 26262 Course | Subject Matter Expert - Jacob Wiltgen | Functional Safety Topic

The purpose of this course is to provide engineers and managers with a basic understanding of the key concepts of ISO 26262. This includes information on the scope of the standard, how the standard addresses the broader automotive supply chain, and key requirements defined at each phase of the product lifecycle.

Introduction to DO-254

Introduction to DO-254 Course | Subject Matter Expert - Byron Brinson | Functional Safety Topic

DO-254 has been around for over 15 years and has been applied almost exclusively in the commercial Aerospace industry. Because it has been focused in a subset of the electronic hardware market, many engineers and companies have little to no knowledge of DO-254.

Application SW Development Demo

With the growth of SW, studies indicate a high end vehicle today is reaching 100MM lines of code and a Level 5 AV will have 400MM lines of code. With the push to develop SW functions that increase revenue and differentiation with no increase in COGS, the SW domain is critical. According to this McKenzie article, the value of SW in the vehicle is going to grow 11% per year reaching 30% of the cost of the Vehicle by 2030. Mentor has products that can help OEMs address the increasing challenge of designing and validating the application SW deployed in the vehicle.

The video demonstrates how one of Siemens EDA’s SW tools, Vista™ Virtual Prototyping in conjunction with Siemens TASS and Amesim supports OEM’s Application SW development. Vista provides SW developers a hosted run time environment eg. virtualized ECU. The demo shows SW running on the virtualized ECU very early in the process. As such developers can validate that the SW actually delivers the intended physical functions via Amesim as defined at the feature level in TASS. Again the concept is to shift validation earlier in the process by providing SW developers access to “virtualized” ECU’s.

As more and more ECU’s are built on expensive SOC architectures to meet the consolidation trend, it will be more difficult for SW developers to have access to HW for testing.

Functional Safety Resources

  • Articles
  • Blog Posts
  • White Papers
  • On-Demand
  • News
  • Success Stories
  • Standards

Featured Functional Safety Verification Horizons Articles

  • Functional Safety Verification Challenges for Automotive ICs
  • The Path to a Safety Mechanism on an Unsafe PCIe® Sub-Module Using Siemens EDA Austemper
  • Enabling Model-Based Design for DO-254 Certification Compliance
  • How Do You “Qualify” Tools for DO-254 Programs?
  • Addressing the Trends and Challenges of Automotive IC Development
  • Deploying HLS in a DO-254/ED-80 Workflow
  • What is “Verification” in the Context of DO-254 (Avionics) Programs?
  • Effective Validation Method of Safety Mechanism Compliant with ISO 26262
  • SystemC FMU for Verification of Advanced Driver Assistance Systems
  • ISO 26262 Fault Analysis – Worst Case is Really the Worst
  • Getting ISO 26262 Faults Straight
  • It’s Not My Fault! How to Run a Better Fault Campaign Using Formal
  • EDA Support for Functional Safety — How Static and Dynamic Failure Analysis Can Improve Productivity in the Assessment of Functional Safety
  • Will Safety Critical Design Practices Improve First Silicon Success?
  • How Static and Dynamic Failure Analysis Can Improve Productivity in the Assessment of Functional Safety
  • A Practical Methodology for Meeting ISO 26262 Random Faults Safety Goals in Automotive Semiconductor Products
  • Emulation Based Approach to ISO 26262 Compliant Processors Design
  • Simplified UVM for FPGA Reliability: UVM for “Sufficient Elemental Analysis” in DO-254 Flows
  • AMS Verification for High Reliability and Safety Critical Applications
  • Physical Verification of FPGAs in Accordance with an Aerospace DO-254 Methodology Flow
  • Complex Signal Processing Verification under DO-254 Constraints
  • Verifying Airborne Electronics Hardware: Automating the Capture of Assertion Verification Results for DO-254
  • DO-254 Testing of High Speed FPGA Interfaces

Featured Functional Safety Blog Posts

  • Selective hardening in space applications
  • Safety Lifecycle Evaluation Part 3: A productivity evolution
  • Digital twin and the emerging challenges for silicon suppliers
  • ISO 26262…the tale of Transient and Permanent Faults
  • Safety Lifecycle Evaluation Part 2: The Data is Compelling
  • Navigating the Intersection of Safety and Security
  • Guidelines to a successful ISO 26262 Lifecycle
  • Getting your Safety Architecture just right
  • The configurability dilemma creating safe ICs
  • The importance of effective Safety Analysis
  • HDL Coding Standards for DO-254
  • Design Linting for ISO 26262
  • Deploying Formal in a DO-254 Program
  • Accellera FuSa WG: White paper released!
  • Explanation of “Verification” in a DO-254 program
  • Orchestrating an ISO 26262 Fault Campaign
  • Deploying HLS into a DO-254/ED-80 workflow
  • Siemens Verification Academy presents “Introduction to ISO 26262“
  • Leveraging ISO 26262 tool certification in IEC 61508
  • AMC 20-152A: A practitioners perspective
  • Leveraging fault simulation for manufacturing test
  • Key Functional Safety Insights from the 2020 Wilson Research Survey
  • Leveraging BIST to reduce silicon cost in ISO 26262 compliant semiconductors
  • How AMC 20-152A affects your DO-254 program?
  • The Correlation Between Safety Tool Chains and Nuclear Disarmament
  • Safety Analysis: We all need something to lean on
  • Colliding Worlds in Safety Analysis
  • Mastering Today’s Emerging Functional Safety Workflows
  • Navigating the Road to Functional Safety
  • Safety-Critical Design
  • Next Generation System Design and Verification for Transportation
  • IC/ASIC Design Trends - Part 7
  • Adding Functional Safety to Verification Academy
  • How to Prove that It’s Not Your Fault
  • Siemens Acquires Austemper Design Systems
  • The first ISO 26262 certified blog post!
  • 5 Things I Learned at the 2016 SAE World Congress

Featured Functional Safety White Papers

  • Selective radiation mitigation for integrated circuits
  • Intelligent requirements traceability for ISO 26262
  • Peeling the onion of an automotive IC digital twin
  • Rambus RT-640 road to ISO 26262 certification
  • Similar but different – The tale of transient and permanent faults
  • Enabling model-based design for DO-254 certification compliance
  • Orchestrating an efficient ISO 26262 fault campaign
  • How do you qualify tools for DO-254 programs?
  • Push-Button FMEDAs for Automotive Safety - Automating a Tedious Task
  • Achieving Functional Safety for Autonomous Vehicle SoC Designs
  • Formal Techniques for Optimizing ISO 26262 Fault Analysis
  • Using An Automated Fuzzing Test Of A Virtual Prototype To Eliminate ECU Security Vulnerabilities

Featured Functional Safety On-Demand Technical Sessions

  • Union of SoC Design & Functional Safety Flow
  • Validation of Complex Safety Architectures
  • Verification Forum 2021: Automotive Functional Safety
  • Achieving High Defect Coverage for Safety Critical and High Reliability Designs
  • Exploration into Safety Analysis Techniques That Optimize the Safety Workflow
  • Optimizing a Fault Campaign for Complex Mixed-Signal Devices
  • Mentor + Siemens Provides Solutions and Expertise to Achieve Rapid Safety Compliance
  • The Automotive Digital Twin – Virtual or Virtually Impossible
  • Accelerating ISO 26262 Functional Safety Verification
  • Demonstrating Functional Safety Compliance in Automotive IC Design
  • ISO 26262 & From Analysis to Fault Campaigns - Parts 1 & 2
  • How Formal Reduces Fault Analysis for ISO 26262 - Part 3
  • Requirement Tracing in the ISO 26262 World - Part 4

Featured Functional Safety News & Press

  • A New Era In Requirements Management
  • Assure diagnostic coverage from RTL to gate level during analysis for functional safety
  • Three Steps To ISO 26262 Fault Campaign Closure
  • Safety Architecture Verification, ISO 26262
  • Mitigating The Effects Of Radiation On Advanced Automotive ICs
  • Automating Failure Mode Analysis For Automotive Safety
  • Functional Safety Verification For AV SoC Designs Accelerated With Advanced Tools
  • New Security Risks Create Need For Stealthy Chips
  • Safety Analysis: The Key to a Single-Pass ISO 26262 Random Fault Workflow
  • Master the design and verification of next gen transport: Part One – overview
  • Digital twin points the way to system-level vehicle safety
  • Increased cooperation seen as vital for automotive safety verification
  • Reducing Your Fault Campaign Workload Through Effective Safety Analysis
  • Where Should Auto Sensor Data Be Processed?
  • Tackling Safety And Security
  • Challenges Of Logic BiST In Automotive ICs
  • How To Automate Functional Safety
  • How To Solve Automotive Electrical Design Challenges To Get To Market Faster
  • Who’s Responsible For Security Breaches?
  • Mentor Showcases Digital Twin Demo
  • Formal Flow for Automotive Safety
  • Siemens acquires Austemper Design Systems for breakthrough IC functional safety technology
  • New Shifts In Automotive Design
  • EDA Tackles Functional Safety
  • Functional Safety Standards in the Machine Learning Era
  • Simplifying The Road To ISO 26262 Compliance
  • Mentor extends functional safety assurance program to key design, verification and analog/mixed signal products
  • Mentor Adds Veloce Strato Emulation Platform Software to Mentor Safe ISO 26262 Qualification Program
  • Mentor Graphics Adds ReqTracer to Fast-Growing Mentor Safe ISO 26262 Qualification Program
  • How formal concentrates ISO 26262 fault analysis

Featured Functional Safety Success Stories

  • Rockwell Collins Brings a New Approach to Safety Critical Verification Using Questa VIP

Featured Functional Safety Initiatives & Standards

  • Functional Safety/ISO 26262
  • IEC 61508
  • ISO 26262
  • DO 264
Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA