UVM Packages
A package is a SystemVerilog language construct that enables related declarations and definitions to be grouped together in a package namespace.
A package might contain type definitions, constant declarations, functions and class templates. To use a package within a scope, it must be imported, after which its contents can be referenced.
