UVM Agent
A UVM agent is a verification component "kit" for a given logical interface such as APB or USB.
The agent includes a SystemVerilog interface encapsulating the corresponding set of interface signals, two SystemVerilog interfaces representing the monitor and driver BFMs, and a SystemVerilog package including the various classes that make up the overall agent class component.
