SystemVerilog Performance Guidelines
SystemVerilog shares many common characteristics with mainstream software languages such as C, C++ and Java, and some of the guidelines presented here would be relevant to those languages as well. However, SystemVerilog has some unique capabilities and short-comings which might cause the unwary user to create low performance and memory hungry code without realizing it.
These guidelines are aimed at enabling you to identify coding idioms that are likely to affect testbench performance.
Full-access members only
Register your account to view SystemVerilog Performance Guidelines
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.