Sitemap
- Is Your Power Aware Design Really X-Aware? (Article)
- Issues Contributing to Randomization Failures (Lesson)
- It’s Not My Fault! How to Run a Better Fault Campaign Using Formal (Article)
- Ivan Ristic (author)
- Jake Wiltgen (author)
- Jalaj Gupta (author)
- Jason Polychronopoulos (author)
- Jean-Marie Brunet (author)
- Jenkins Installation and Setup (Session)
- Jenkins Project Configuration (Session)
- Jenkins VRM Integration (Demo)
- Jim Lewis (author)
- Jin Hou (author)
- Jin Zhang (author)
- Joe Hupcey (author)
- John Aynsley (author)
- John Hallman (author)
- John Stickley (author)
- Jonathan Craft (author)
- Joon Hong (author)
- Joseph Dailey (author)
- Jumpstart your Formal Verification with a Little Help (Article)
- Justin Bunnell (author)
- Justin Royse (author)
- Jyothy M Jaganathan (author)
- Kai-hui Chang (author)
- Kamlesh Mulchandani (author)
- Karim Ameziane (author)
- Kartik Raju (author)
- Keerthi Devraj (author)
- Kevin Campbell (author)
- Kevin Ham (author)
- Kevin Urish (author)
- Kinds of Coverage (Chapter)
- Kirolos Magdy (author)
- Kurt Takara (author)
- Lane Margining at Receiver and its Application Through Pipe Message Bus (Article)
- Language and Methodology Trends (Session)
- Larry Lapides (author)
- Layered Sequences (Session)
- Layering Sequences (Chapter)
- Lee Harrison (author)
- Leveraging Advancements in UPF 3.1 for Effective Design and Verification (Webinar)
- Leveraging Verification IP (VIP) for Fast & Efficient Verification (Webinar)
- Leveraging the latest DDR & Flash Memory Models (Seminar)
- Life Isn't Fair, So Use Formal (Article)
- Locking or Grabbing a Sequencer (Chapter)
- Lost in Code: Using Visualizer to Understand Someone’s UVM Testbench (Conference)
- Low Power (topic)
- Low Power Apps: Shaping the Future of Low Power Verification (Article)
- Low Power Considerations for Verification (Webinar)
- Low Power Coverage: The Missing Piece in Dynamic Simulation (Article)
- Low Power Verification & Analysis with Emulation (Webinar)
- Low Power Verification Forum (Webinar)
- Low Power Verification Techniques (Webinar)
- Luis Rodriguez (author)
- MARLUG - 2023 (Seminar)
- MARLUG - 2024 (Seminar)
- MARLUG - 2025 (Seminar)
- MIPI C-PHY™: Man of the Hour (Article)
- MIPI LLI Verification using Questa Verification IP (Article)
- MIPI® CSI-2 TX Verification (Seminar)
- MIPI® CSI2 TX IP Verification Using Questa Verification IPs (Article)
- Machine Learning (topic)
- Macro Cost-Benefit Analysis (Chapter)
- Making Your DPI-C Interface a Fast River of Data (Webinar)
- Making it Easy to Deploy the UVM (Article)
- Managing Requirements in a Functional Safety Environment (Webinar)
- Managing and Automating HW/SW Tests from IP to SoC (Article)
- Marc Schmitz (author)
- Mariam Maurice (author)
- Mark Carey (author)
- Mark Eslinger (author)
- Mark Olen (author)
- Mark Peryer (author)
- Market-Driven Trends in Hardware Emulation (Webinar)
- Martin Rowe (author)
- Mathew Yee (author)
- Mathworks® Integration (Session)
- Matlab Integration (Chapter)
- Matthew Ballance (author)
- Maturing ABV Process Capabilities (Session)
- Maximize Returns on Your Hardware Emulation Investment with the Veloce Enterprise (ES) App (Article)
- Maximize Your UVM Productivity with Protocol-Aware Questa Verification IP (Webinar)
- Measuring ISO 26262 Metrics of Analog Circuitry in ICs (Paper)
- Memories Are Made Like This (Article)
- Memory Leak Debug (Session)
- Memory Softmodels - The Foundation of Validation Accuracy (Article)
- Memory-Level Stimulus (Chapter)
- Merging SystemVerilog Covergroups by Example (Article)
- Messaging (Chapter)
- Messaging in Sequences (Chapter)
- Metastability Verification Flow (Session)
- Methodology Enhancements used on a Next Generation Weather Satellite C&DH Program (Paper)
- Metric Analyzers (Chapter)
- Metrics in SoC Verification (track)
- Michael Horn (author)
- Migrating from OVM to UVM (Chapter)
- Migrating to UVM 1800.2 (Chapter)
- Mike Horn (author)