Interfaces and Virtual Interfaces
The SystemVerilog interface provides a convenient means of organizing related signals into a container in order to simplify connections between modules.
![](https://res.cloudinary.com/dlzix82l9/image/upload/f_auto/v1689114445/UVM-Cookbook/Interfaces-and-Virtual-Interfaces/uvm-cookbook_interfaces-and-virtual-interfaces_ct5i6k.jpg)
Full-access members only
Register your account to view Interfaces and Virtual Interfaces
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.