The increase in reset signaling complexity is creating "reset domains" that can create metastability and signal reconvergence issues similar to the failures seen in asynchronous clock domain crossings (CDC) – which aren't addressable by RTL simulations. In this session we will show how to an automated formal app can exhaustively identify reset-specific killer bugs in your design.