The addition of power control logic via a Unified Power Format (UPF) file can introduce new multi-clock issues into your designs if you're not careful. Incorrect power control logic insertion is but one of many problems that can ruin your whole CDC analysis. In this session we will discuss the effects of advanced low power design on CDC by the addition of isolation cells, retention cells, level shifters, and dynamic voltage scaling.
