Check the interface type using parameterized interface
|
|
2
|
73
|
July 8, 2024
|
Parameter type in interface
|
|
1
|
116
|
April 16, 2024
|
"Undefined module: <interface> was used. Port connection rules will not be checked at such instantiations."
|
|
2
|
122
|
March 27, 2024
|
Task arguments behaviour in SV interface
|
|
5
|
178
|
February 28, 2024
|
Assign parameter in interface
|
|
5
|
162
|
February 18, 2024
|
Error during testbench to dut connection using asbtract class + interfaces
|
|
4
|
168
|
December 29, 2023
|
Interface modport: one signal always connected to a default value
|
|
5
|
379
|
November 29, 2023
|
Interface direct connection at top level
|
|
1
|
229
|
October 5, 2023
|
Interface BFM and port direction
|
|
1
|
275
|
September 23, 2023
|
About clock skew of interface
|
|
0
|
259
|
September 14, 2023
|
How can I loop through a series of separate interfaces?
|
|
0
|
459
|
May 16, 2023
|
Access internal signals wire/reg of DUT in interface
|
|
1
|
432
|
May 9, 2023
|
Use interface signals as inout in systemverilog
|
|
3
|
648
|
April 3, 2023
|
D Flip Flop Design without SV TB Environment
|
|
3
|
842
|
December 26, 2022
|
How use interface in verification of a module that has not use interface?
|
|
1
|
372
|
December 20, 2022
|
Dynamic array concatenation problem
|
|
3
|
738
|
December 10, 2022
|
Memory verification
|
|
4
|
727
|
October 9, 2022
|
Spy Interface
|
|
2
|
665
|
August 17, 2022
|
Port directions in an interface with modports
|
|
5
|
807
|
July 13, 2022
|
Assign to interface input inside Class
|
|
3
|
501
|
June 14, 2022
|
Difference between input and wire clock to an interface
|
|
4
|
1142
|
May 19, 2022
|
Interface design for an unidirectional bus
|
|
1
|
753
|
August 31, 2021
|
Compiling a package and an interface into a library
|
|
1
|
833
|
August 13, 2021
|
Best Interface Sharing Technique between IP/Sub-System and SOC Flows?
|
|
6
|
2201
|
August 13, 2021
|
Question on the use of interfaces to bundle up vectors
|
|
1
|
549
|
July 14, 2021
|
How to connect unconstrained array of VHDL records to SV interface
|
|
1
|
788
|
June 20, 2021
|
Port mismatch while connect interface and dut
|
|
3
|
2753
|
June 6, 2021
|
How to connect bi-directional signal
|
|
4
|
1788
|
May 24, 2021
|
Interface Port connection through a generate or array instance
|
|
0
|
929
|
April 17, 2021
|
How to connect the inout port of class interface to inout port of module
|
|
3
|
5942
|
April 5, 2021
|