False posedge event indication on a signal
|
|
1
|
67
|
February 16, 2024
|
How to use config_db get() and set method to send array of interfaces?
|
|
5
|
1002
|
July 25, 2022
|
Assign to interface input inside Class
|
|
3
|
410
|
June 14, 2022
|
How to connect multiple interface within dut in UVM?
|
|
10
|
2543
|
February 19, 2022
|
Hypothetical question : what if there are major updates in my interface, creating new interface with different name but don't want to touch Driver & Monitor code
|
|
2
|
632
|
January 22, 2022
|
Monitor the toggling of interface siganls
|
|
1
|
431
|
July 13, 2021
|
Parameterizing the Bit Widths of fields in a packed struct so that modules can infer bit width if used in port map - virtual interface - interface - compile time configured struct bit width
|
|
4
|
1766
|
January 7, 2021
|
Binding modules with systemverilog interface
|
|
4
|
17658
|
September 4, 2020
|
How do I use buf or nmos build in modules inside interface
|
|
1
|
749
|
July 6, 2020
|
How to connect interface ports to VHDL module ports
|
|
3
|
1112
|
April 13, 2020
|
Interface based Query
|
|
1
|
678
|
February 4, 2020
|
UVM clock Agent
|
|
7
|
3674
|
December 5, 2019
|
Systemverilog interface connect Error-[SV-UIP]
|
|
2
|
5934
|
April 17, 2019
|
Virtual interface usage in package
|
|
1
|
1743
|
February 14, 2017
|