System Verilog coverge sampling using class instead of Mod
|
|
2
|
334
|
November 9, 2023
|
Does type_id::create() end up eventually call the class's new function?
|
|
7
|
511
|
October 26, 2023
|
How to override severity report from UVM_ERROR to UVM_WARNING of a module
|
|
2
|
632
|
October 20, 2023
|
How to use packages in class
|
|
3
|
471
|
August 22, 2023
|
Understanding Automatic or Automatic Lifetime of Class objects - SV
|
|
4
|
350
|
July 25, 2023
|
SV Introspection
|
|
1
|
375
|
April 24, 2023
|
Local vs protected in SV class
|
|
5
|
13736
|
March 20, 2023
|
How to change the bit field of a property in a class from another class
|
|
1
|
488
|
January 9, 2023
|
The best way of using struct, class, and array
|
|
4
|
854
|
October 24, 2022
|
Having instances of Both Child class and Parent class within a module
|
|
3
|
745
|
August 17, 2022
|
Unable to verify these errors
|
|
3
|
1033
|
August 15, 2022
|
Assign to interface input inside Class
|
|
3
|
501
|
June 14, 2022
|
Class handle copy
|
|
1
|
489
|
May 10, 2022
|
uvm_config_db#(T) labels uniqness within same scope
|
|
2
|
494
|
April 23, 2022
|
Uvm_component is static
|
|
5
|
1545
|
April 10, 2022
|
Why fatal error "Bad handle or reference" of this code
|
|
1
|
667
|
June 21, 2021
|
If the default argument is initialized in the base_class function there is no error. But for the following explicit super.new the following error is obtained. Thanks in Advance
|
|
7
|
1845
|
December 31, 2019
|
Class static methods and static properies initialization and creation
|
|
5
|
3279
|
November 7, 2018
|
Class declaration within a class
|
|
1
|
1206
|
November 5, 2018
|
Can cast class type from another class? (Want to reduce redundant part)
|
|
3
|
1236
|
July 25, 2018
|
Constraining an Object's Object's Variable
|
|
7
|
1875
|
July 9, 2018
|
UVM class hierarchy - type of relationship
|
|
4
|
3687
|
January 4, 2018
|
Trying debug a class object in env
|
|
2
|
1269
|
December 10, 2017
|
Writemem
|
|
7
|
11244
|
November 23, 2017
|
Partial override of a class
|
|
4
|
2150
|
October 23, 2017
|
Class and object in system verilog
|
|
1
|
1568
|
September 19, 2017
|
Factory objects and components are virtual?
|
|
1
|
1333
|
September 17, 2017
|
Why do we use classes in system verilog verification environment?
|
|
4
|
2554
|
June 8, 2017
|
Regarding Construct in Class
|
|
5
|
1656
|
April 5, 2017
|
Classes
|
|
2
|
1535
|
January 3, 2017
|