Best Practice for Unit Tests Extending Chip-Level Tests
|
|
1
|
276
|
April 6, 2024
|
Extending parameterized classes
|
|
4
|
592
|
January 5, 2024
|
Systemverilog inheritance question
|
|
4
|
674
|
January 24, 2023
|
Can we use factory type override for a sub-class that has extra methods?
|
|
2
|
604
|
January 14, 2023
|
Getting class derivatives names from factory
|
|
3
|
709
|
January 8, 2023
|
Question related to inheritance and classes
|
|
10
|
1722
|
October 15, 2022
|
Member variable to be only inherited by immediate child
|
|
8
|
1122
|
July 5, 2021
|
Super.Super() call alternative system verlilog
|
|
1
|
916
|
June 29, 2021
|
Base and Derived Class Randomization
|
|
5
|
1842
|
February 14, 2021
|
Base class override in UVM testbench
|
|
5
|
2653
|
December 14, 2020
|
Why base class can't be assigned to derived class?
|
|
5
|
1260
|
October 3, 2020
|
Inheritance/ Same variable declared in derived class as parent class
|
|
1
|
825
|
September 3, 2020
|
What is the difference between a base class and a parent class in UVM
|
|
4
|
2346
|
May 26, 2020
|
What is the difference between Super and Virtual keywords when accessing methods in a Base Class?
|
|
1
|
2072
|
March 31, 2020
|
Inheritance example
|
|
1
|
1216
|
February 21, 2020
|
What is multiple and multi-layer inheritance in system verilog
|
|
1
|
1588
|
December 17, 2019
|
Inheritance case
|
|
2
|
1044
|
October 21, 2018
|
Multiple Inheritance In system verilog
|
|
2
|
7200
|
August 27, 2018
|
How can I use parent class's member variable in systemverilog?
|
|
2
|
6554
|
August 8, 2018
|
Multiple inheritence in SV
|
|
2
|
2454
|
January 2, 2018
|
Question on Inheritance in SV
|
|
13
|
3420
|
December 7, 2017
|
Partial override of a class
|
|
4
|
2224
|
October 23, 2017
|
Class member variable re-declaration
|
|
4
|
1762
|
July 12, 2017
|
Inheritance overridden member - memory allocation issue
|
|
2
|
1529
|
October 14, 2016
|
Base class handle for extended class is not working in SystemVerilog
|
|
2
|
2929
|
August 18, 2016
|
Difference between inheritance and polymorphism
|
|
4
|
10583
|
August 12, 2016
|
Task overriding in a sub class
|
|
4
|
6681
|
May 17, 2016
|
Problem in casting and super
|
|
1
|
1274
|
May 12, 2016
|
Can derived class object call base class (virtual/non-virtual) function?
|
|
3
|
4980
|
September 22, 2015
|
Inheritance Vs Composition in System Verilog world
|
|
0
|
3354
|
September 10, 2014
|