|
Can we use arrays in clocking block....?
|
|
5
|
545
|
October 1, 2024
|
|
Interface BFM and port direction
|
|
1
|
409
|
September 23, 2023
|
|
What are clocking blocks?
|
|
3
|
759
|
July 13, 2022
|
|
Generate a 2/3 clock frequency in TB using System Verilog and Verilog
|
|
2
|
943
|
October 20, 2021
|
|
How to wait on a clocking block signal with timeout functionality
|
|
5
|
1905
|
May 28, 2021
|
|
Help in finding better way to restructure the code
|
|
3
|
980
|
April 29, 2021
|
|
Delay in signals at clocking block hierarchy w.r.t RTL hierarchy in waveform
|
|
1
|
1140
|
March 28, 2021
|
|
Skew in interface block
|
|
3
|
1222
|
August 17, 2020
|
|
Synchronization problems in uvm_driver
|
|
4
|
1362
|
April 27, 2020
|
|
What is the difference bw @(posedge clk) and @(vif.mod_port.clocking_block)?
|
|
2
|
1486
|
January 23, 2019
|