IMPORTANT NOTICE: Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, April 6th at 2:00 US/Pacific.

vhdl-record-element-connect-systemverilog

Topic		Replies	Views	Activity
How to connect unconstrained array of VHDL records to SV interface SystemVerilog SystemVerilog , interface , vhdl-record-element-connect-systemverilog		1	877	June 20, 2021