Browse all content in Verification Academy: Articles, Cookbooks, Resources, Sessions, and Tracks

Topic

UVM - Universal Verification Methodology (4)

Verification IP (4)

Content Type

Resource (4)

Paper (3)

Webinar (1)

Audience

Beginner (4)

Intermediate (4)

Resource Type

Paper (.PDF) (3)

Slides (.PDF) (1)

Tags

Verification Architecture (8)

DVCon (4)

Methodology (4)

Protocol (4)

Reuse (4)

SystemVerilog (4)

UVM (4)

Validation (4)

Verification IP (4)

AI/ML (2)

Agent (2)

Analysis Port (2)

Artificial Intelligence (2)

Avery Verification IP (2)

Base Class (2)

Chiplets (2)

Components (2)

Domain Configuration (2)

Driver (2)

Encapsulation (2)

FPGA (2)

Functional Verification (2)

Graph-Based Stimulus (2)

HPC (2)

HW/SW Verification (2)

Interfaces (2)

Manageability (2)

Multi-Die (2)

Network ID Mapping (2)

Packet Transfer (2)

Parameterized Tests (2)

Pin Level (2)

Power Management (2)

Sequences (2)

Sideband Packet (2)

Software-Driven Verification (2)

Stimulus Generation (2)

System Level (2)

Timing (2)

UALink (2)

UCIe (2)

UCIe 2.0 (2)

UCIe 3.0 (2)

Ultra Accelerator Link (2)

Universal Chiplet Interconnect Express (2)

Show Less

BUGGED OUT Podcast

Every chip has bugs — the real question is how fast you can find and fix them.

Debug Webinar

Wednesday, Dec 03rd-8:00 AM PST

VHDL Testbenches with OSVVM, UVVM, & UVM in Questa One Sim

Verification Academy Live

Scottsdale, AZ | Dec. 3rd - 9:30 - 5:00 US/MST | Top Golf

DV Digest on YouTube

AI is Changing Verification | Interview with Abhi Kolpekwar

New White Papers!

Formal, Avery VIP, Coverage, UPF, Functional Safety and More!

Browse all content in Verification Academy: Articles, Cookbooks, Resources, Sessions, and Tracks

Search Results - 8 results

Filters

October 2025

Ultra Accelerator Link (UALink) Verification: A Deep Dive with Siemens Avery Verification IP

Ultra Accelerator Link (UALink) Verification: A Deep Dive with Siemens Avery Verification IP

August 2025

Verifying the Evolving UCIe Landscape: A 3.0-Aware Architecture for Manageability and Beyond

Verifying the Evolving UCIe Landscape: A 3.0-Aware Architecture for Manageability and Beyond

February 2013

Boost Verification Results by Bridging the Hardware/Software Testbench Gap

Boost Verification Results by Bridging the Hardware/Software Testbench Gap

Methodology Enhancements used on a Next Generation Weather Satellite C&DH Program

Methodology Enhancements used on a Next Generation Weather Satellite C&DH Program