Primary, Anonymous, or What? The Destiny of Ports from Design Top from Off-Chip
This session distinctively studies the ‘simulation-impacting’ features of ‘design top’ IOs and the effect of each feature on verification results; this has been accomplished by thoroughly identifying every possible scenario for different design tops, their port types, possible LRM interpretations, presence of design or liberty or UPF attributes, and repercussions at post synthesis simulation.
Full-access members only
Register your account to view Primary, Anonymous, or What? The Destiny of Ports from Design Top from Off-Chip
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.