SystemC & TLM-2.0 Monitors and Talkers
This session covers the architecture of passive bus monitors and their associated acceleratable transactors.
![](https://res.cloudinary.com/dlzix82l9/image/upload/f_auto/v1698261886/TRACKS/ACCELERATION/track-testbench-co-emulation-systemc-tlm2-systemc-and-tlm-2-monitors-and-talkers_xjxjky.jpg)
Full-access members only
Register your account to view SystemC & TLM-2.0 Monitors and Talkers
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.