SystemC & TLM-2.0 Testbench Modeling
In this session, we will talk about the advantages of using SystemC and OSCI TLM-2.0 standard for testbench modeling. The high level of abstraction of SystemC in conjunction with TLM-2.0 makes it perfect for virtual prototyping with co-emulation. A case study will be used to illustrate the process of implementing an accelerated verification environment.
Full-access members only
Register your account to view SystemC & TLM-2.0 Testbench Modeling
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.