Search Results

Advanced Search

2143 Results

Metastability Verification Flow

Session - Feb 25, 2011 by Harry Foster

This session introduces the three elements of a CDC verification flow, and discusses how to scale a CDC flow to a full chip solution.
Modeling Metastability

Session - Feb 25, 2011 by Harry Foster

This session reviews the reconvergence problem, and various methods to model metastability.
Integrating CDC Into A Flow

Session - Feb 25, 2011 by Harry Foster

This session introduces a systematic set of steps to help you integrate Clock-Domain Crossing (CDC) into your flow.
H/W-Assisted Testbench Acceleration

Session - Feb 25, 2011 by Hans Van Der Schoot

This session provides an introduction of hardware-assisted testbench acceleration.
Testbench Acceleration Depicted

Session - Feb 25, 2011 by Hans Van Der Schoot

This session reviews a recommended architecture utilized for acceleration of SystemVerilog testbenches.
Modeling for Acceleration

Session - Feb 25, 2011 by Hans Van Der Schoot

This session introduces the basic requirements of a standards based co-emulation solution.
Testbench Acceleration Flow

Session - Feb 25, 2011 by Hans Van Der Schoot

This session provides the recommended flow for rapid bring up of an accelerated testbench environment.
Why Plan?

Session - Feb 25, 2011 by Peet James

This session moves beyond general fear based justifications for increased verification efforts to logical reasons for why verification typically is more overall effort than the actual design.
Why It's Hard

Session - Feb 25, 2011 by Peet James

This session covers seven historical reasons as to why the overall verification effort and verification planning in general is difficult.
Plan of Attack

Session - Feb 25, 2011 by Peet James

This session goes towards dividing up all that work into some logical categories and coming up with a plan of attack for overall verification success.
SystemVerilog Concurrent Assertions

Seminar - Feb 25, 2011 by Cliff Cummings

In this session, you will learn about concurrent assertions.
SystemVerilog Testbench Acceleration

Track - Feb 25, 2011 by Hans Van Der Schoot

This track will give you the confidence required to start the process of investigating and creating a single testbench environment for both simulation and hardware-assisted acceleration.
Introduction to the Verification Academy

Session - Feb 25, 2011 by Harry Foster

This session provides a common framework for all advanced functional verification tracks contained within the Verification Academy.
Verification Planning and Management

Track - Feb 22, 2011 by Peet James

This track will define terms, logically divide up the verification effort, and lay the foundation for actual verification planning and management on a real project.
Verification Horizons - Volume 7, Issue 1

Resource (Verification Horizons Archive) - Feb 01, 2011 by Tom Fitzpatrick

"I was thinking about this idea of transformation — taking something familiar and adding a new twist that makes it better...”
Verification Horizons - Volume 6, Issue 3

Resource (Verification Horizons Archive) - Nov 01, 2010 by Tom Fitzpatrick

“It all comes down to building on the familiar while pushing the boundaries a bit and stepping a little outside your comfort zone.”
Verification Horizons - Volume 6, Issue 2

Resource (Verification Horizons Archive) - Jun 01, 2010 by Tom Fitzpatrick

“How does a team apply new approaches to a problem, especially when the team is geographically dispersed?”
Assertion-Based Verification

Track - Feb 10, 2010 by Harry Foster

This track introduces a set of steps for advancing an organization’s assertion-based-verification (ABV) skills, infrastructure, and metrics.
Introduction to Assertion-Based Verification

Session - Feb 10, 2010 by Harry Foster

This session includes a survey of today’s productivity challenges and the role ABV plays in improving productivity.
Maturing ABV Process Capabilities

Session - Feb 10, 2010 by Harry Foster

This session will introduce a framework for advancing an organization’s verification process capabilities, with an emphasis on ABV processes.
Introduction to SystemVerilog Assertions

Session - Feb 10, 2010 by Harry Foster

This session that is targeted at the novice who has no exposure to assertion languages, or as an assertion refresher for the experienced engineer.
Introduction to Open Verification Library (OVL)

Session - Feb 10, 2010 by Harry Foster

This session is targeted at the novice who has no exposure to assertion libraries, or as an assertion refresher session for the experienced engineer.
Assertion Patterns

Session - Feb 10, 2010 by Harry Foster

This session will provide a discussion on how to mature your organization's assertion skill through the use of assertion patterns.
Cookbook Examples

Session - Feb 10, 2010 by Harry Foster

This session will discuss how to mature your organization’s assertion skill through the use of complete cookbook examples.
ABV and Formal Property Checking

Session - Feb 10, 2010 by Harry Foster

This session will discuss how to successfully plan and integrate formal verification into your ABV flow.