A True Native 64-bit Vedic Multiplier Boosts Performance for Processors, Multi-Cores and DSP
This article introduces a revolutionary 64-bit native Vedic multiplier design, inspired by the Urdhva Tiryagbhyam sutra-based algorithm by Scientist Bharati Krishna Tirtha. The architecture offers superior power, timing, and area optimization, showcasing its potential for Processors, multi-cores, and DSPs computation needs. The differentiator between the current implementation and to past is the vastly enhanced native implementation of the algorithm.
![](https://res.cloudinary.com/dlzix82l9/image/upload/f_auto/v1708977715/Verification-Horizons/March-2024/verification-horizons_a-true-native-64-bit-vedic-multiplier-boosts-performance-for-processors-multi-cores-and-dsp_xlp3kr.jpg)
Full-access members only
Register your account to view A True Native 64-bit Vedic Multiplier Boosts Performance for Processors, Multi-Cores and DSP
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.