Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • Low Power Verification - 4/29
      • Fault Campaign for Mixed-Signal - 5/4
      • User2User - 5/26
      • Webinar Calendar
    • On-Demand Webinars

      • CDC+RDC Analysis
      • Basic Abstraction Techniques
      • Safety Analysis Techniques
      • QVIP Workflow and Debug for PCIe
      • Writing a Proxy-driven Testbench
      • Achieving High Defect Coverage
      • Visualizer Features
      • All On-Demand Webinars
    • Recording Archive

      • Siemens EDA 2021 Functional Verification Webinar Series
      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • Industry Data & Surveys
      • All Recordings
    • Conferences

      • DVCon 2021
      • DVCon 2020
      • DAC 2019
      • All Conferences
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2021
      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa Basic
      • Questa Advanced
      • Mastering Questa
  • Home
  • Verification Horizons
  • June 2017
  • What Does Improving Your Golf Swing Have in Common with Verification?

What Does Improving Your Golf Swing Have in Common with Verification?

Verification Horizons - Tom Fitzpatrick, Editor

What Does Improving Your Golf Swing Have in Common with Verification? by Tom Fitzpatrick - Mentor, A Siemens Business

Tom Fitzpatrick

"[There's a] difference between being taught something new and actually being able to apply it to your situation."

—Tom Fitzpatrick

I may have mentioned over the years that I am an avid golfer. In order to have an excuse to play weekly, I joined a local golf league last year, and this year's season just started. In an effort to improve my swing, and consequently my score, I decided to start this season by taking a lesson with the pro at my local course. After looking at my swing, the pro told me he was going to make four small changes to my swing and could guarantee that my score will improve by 10 shots per round. He showed me the four things, and they all make sense. Some of them are easy, like changing my grip slightly. Some are harder, like keeping a steeper wrist angle during my downswing. Let's just say that, since I haven't reliably been able to do everything he told me yet, I haven't achieved the promised results, although when I played earlier this week I did hit a number of very good approach shots. So I'm encouraged.

In golf, I have an objective measurement of how well I'm doing: my score. I also have a nice app for my phone that lets me track various statistics so I can see where I need to improve (like my putting). Of course, my experience is also an example of the difference between being taught something new and actually being able to apply it to your situation. Sounds a lot like verification, doesn't it? (You knew I was going to get there, didn't you?)

We start off this issue with a really interesting article by my colleague Hamilton Carter of our Mentor Consulting Division, who has gotten some great results in applying "Big Data" analysis techniques throughout the verification process. In "Parallel Debug: A Path to a Better Big Data Diaspora," Hamilton walks us through a new parallel debug methodology and shows how to deploy it using the Questa® Verification Run Manager and our new Jenkins plugin. The discussion about how to deliver on the promise of Big Data will leave you with a great vision of the possibilities in this exciting new area of analysis.

We next have two articles about how you can apply Portable Stimulus at different points to improve reuse throughout your verification flow. In "Portable Stimulus Modeling in a High-Level Synthesis User's Verification Flow," we'll see how you can generate the exact same stimulus for both a high-level C++/SystemC model of your system and for the RTL representation as well, including making sure that you achieve full coverage on your HLS model before generating the RTL.

The second article is "Smoothing the Path to Software-Driven Verification with Portable Stimulus" by our resident Portable Stimulus guru, Matthew Ballance. Since the key to software-driven verification is to first make sure that your processor can successfully read and write your hardware registers before trying to run full-blown applications, Matthew shows us how to use a declarative graph-based approach (on which the new Accellera Portable Stimulus Standard is based) to take a step-wise path to verifying all of the interactions early in the integration process. Being able to generate both UVM and C tests from this stimulus model simplifies the overall process and makes you more productive.

We move into our "Partners' Corner" section with "Verification Planning with Questa® Verification Management" from our friends at eInfochips. In this article you'll see how to take advantage of the Questa Testplan Tracking feature to track regression results, coverage and other valuable information. The authors also share some tips on how to apply this tracking process to make it easier to apply to your verification project.

In "MIPI® CSI2 TX IP Verification Using Questa® VIPs," our friends at HDL Design House discuss how they used Questa® VIP (QVIP) components to verify a Camera Serial Interface 2 design. You'll see how they set up their UVM environment and were able to take advantage of the documentation and ease-of-use features of QVIP to reduce their testbench development time. They now consider these QVIP components to be golden models, so they don't have to worry about them in future projects.

We move into the area of power-aware verification with "Converting Legacy USB IP to a Low Power USB IP" from our friends at Silicon Interfaces. If you've been wondering how to apply low-power techniques to your next design, and verify that you've done it correctly, you'll want to read about what they've done. For more details on how actually to apply UPF for specifying different power domains, you'll want to read "Understanding the UPF Power Domain and Domain Boundary" from my Mentor colleague Progyna Khondkar (which we sneaked into the Partners' Corner anyway).

We round out the Partners' Corner with "Automation and Reuse in RISC-V Verification Flow," by our friends at Codasip. In this comprehensive case study, Codasip shows you how several pieces of the Questa® Verification Solution can be used with an automatically-generated UVM environment and associated infrastructure to reduce the length of a verification project substantially.

If you've been reluctant to add emulation to your verification process (like your competitors probably already have), our next article, "Emulation – A Job Management Strategy to Maximize Use" by Vijay Chobisa, one of our Mentor emulation experts, provides a point-by-point discussion of why emulation is important and how to overcome the usual objections to taking this important step. The key is the use of our new Veloce® Enterprise Server app that optimizes use of the emulator by providing flexible resource sharing with no extra work on your part.

Next, our formal verification team explains that "RTL CDC is No Longer Enough—How Gate-Level CDC Is Now Essential to First Pass Success." This article shows how synthesis can introduce clock-domain crossing errors and how applying CDC verification at the gate-level can prevent them from making it into your silicon. The key is that it uses knowledge from the RTL CDC process to make it easier and faster to eliminate these critical bugs.

In our Consultants' Corner article, Mentor consultant Rusty Stuber explores "Formal Verification: Not Just for Control Paths." You'll see how a few straightforward techniques, like adding some SystemVerilog helper constructs and using targeted protocol assumptions, allows you to write effective assertions about the datapath portions of your design and limit the state space to enable full verification of your entire datapath. I think you'll find this detailed how-to discussion to be incredibly helpful.

Unfortunately, I'll be too busy at DAC to try out my new golf swing while I'm in Austin, but if you see me swinging the microphone at the Verification Academy booth (#429), you'll know why. I hope you'll come by and say hi and stick around for a great slate of presentations by our partners, Mentor experts, and "yours truly." It'll be a great week of informative fun, and I hope to see you there.

Respectfully submitted,

Tom Fitzpatrick

Editor, Verification Horizons

Back to Top

Table of Contents

Verification Horizons Articles:

  • What Does Improving Your Golf Swing Have in Common with Verification?

  • Parallel Debug: A Path to a Better Big Data Diaspora

  • Portable Stimulus Modeling in a High-Level Synthesis User's Verification Flow

  • Smoothing the Path to Software-Driven Verification with Portable Stimulus

  • Verification Planning with Questa® Verification Management

  • MIPI® CSI2 TX IP Verification Using Questa® VIPs

  • Converting Legacy USB IP to a Low Power USB IP

  • Understanding the UPF Power Domain and Domain Boundary

  • Automation and Reuse in RISC-V Verification Flow

  • Emulation – A Job Management Strategy to Maximize Use

  • RTL CDC Is No Longer Enough — How Gate-Level CDC Is Now Essential to First Pass Success

  • Formal Verification: Not Just for Control Paths

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy