Please login to view the entire Verification Horizons article.
Please register or login to view.
The Open RISC-V Instruction Set Architecture (ISA) managed by the RISC-V foundation [1] and backed by an ever increasing number of the who's who in the semiconductor and systems world, provides an alternative to legacy proprietary ISA's. It delivers a high level of flexibility to allow development of very effective application optimized processors, which are targeted to domains that require high performance, low area or low power.
The RISC-V ISA standard is layered and contains a small set of mandatory instructions as well as optional instruction set extensions, and finally, custom instructions defined by the intended application. As a result, when searching for the best functionality-performance combination, we can end up with at least
...
