Don’t Forget the Protocol! A CDC Protocol Methodology to Avoid Bugs in Silicon
Today’s complex designs include multiple asynchronous clocks and the signals crossing between asynchronous clock-domains may result in functional errors. When a signal from one asynchronous clock-domain is sampled by a register on a different asynchronous clock-domain, the setup/hold timing requirement will be violated for the destination register.
Full-access members only
Register your account to view Don’t Forget the Protocol! A CDC Protocol Methodology to Avoid Bugs in Silicon
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.