SLEC for Design Optimization
In this session, you will learn how to use SLEC to verify functional equivalence between two RTL designs before and after optimization.
![](https://res.cloudinary.com/dlzix82l9/image/upload/f_auto/v1700600766/TRACKS/FORMAL/SLEC/track-sequential-logic-equivalence-checking-slec-for-design-optimization_n57sar.jpg)
Full-access members only
Register your account to view SLEC for Design Optimization
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.