Are You Trapped in an Unfamiliar, Large SystemVerilog UVM Testbench?
This session will describe useful debug techniques for debugging a UVM testbench with 8 to 10 agents, and many stimulus generators, checkers and exception handlers running in parallel.
