Lost in Code: Using Visualizer to Understand Someone’s UVM Testbench
It's always challenging for Design/Verification engineers to take over the ongoing complex testbench work from another engineer who is no longer working on the given project. In this session, we walk through five (5) concrete steps you can take to fully understand a “new to you” UVM testbench.
