Describing Low Power Logic with UPF
This session describes the clock-domain crossing requirements for low power designs and explains the CDC issues introduced by power control logic.
![](https://res.cloudinary.com/dlzix82l9/image/upload/f_auto/v1697824989/TRACKS/QDS/track-power-aware-cdc-verification-describing-low-power-logic-with-upf_njyxfs.jpg)
Full-access members only
Register your account to view Describing Low Power Logic with UPF
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.