Using Test-IP Based Verification Techniques in a UVM Environment

In this paper, you will learn that Test-IP has the potential to significantly reduce the amount of work verification engineers spend generating bus traffic when verifying devices like memory controllers, bus fabrics, routers, and switches. Equivalent tests implemented using either CRT or Directed test methods have difficulty meeting coverage goals and often require many more tests and low-level test coding to implement.