Boosting Simulation Performance of UVM Registers in High Performance Systems
In the paper, we give a quick overview of the UVM register library on how it could be used to model and verify hardware registers and memory blocks, showing the simulation performance bottlenecks observed when performing on high-speed buses.
Full-access members only
Register your account to view Boosting Simulation Performance of UVM Registers in High Performance Systems
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.