Transaction-Level Friending: Connecting TLM Models in SystemC and SystemVerilog
UVM Connect bridges the SystemC and SystemVerilog language boundary to provide seamless TLM1 and TLM2 connectivity between components residing in those two languages.
Full-access members only
Register your account to view Transaction-Level Friending: Connecting TLM Models in SystemC and SystemVerilog
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.