No RTL Yet? No Problem: UVM Testing a SystemVerilog Fabric Model
The main contributions of this paper are: showing a fully functional model of a medium complexity communication fabric; writing the model using SystemVerilog; and building a reusable testbench that can support block testing as well as support system level tests.
Full-access members only
Register your account to view No RTL Yet? No Problem: UVM Testing a SystemVerilog Fabric Model
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.