Browse all Intermediate content in Siemens Verification Academy

Search Results - 795 results

Filters

Audience

Intermediate (795)

Beginner (2)

Tags

Formal Verification (239)

Aerospace (78)

Mil/Aero (78)

Functional Safety (73)

Verification IP (69)

AI/ML (62)

RTL (62)

Verification Horizons (62)

SystemVerilog (61)

Debug (60)

Protocol (60)

Testbench (60)

ISO 26262 (59)

Assertions (57)

Automotive (51)

DVCon (50)

Low Power (50)

CDC (47)

Clock-Domain Crossing (45)

QDS (45)

UPF (44)

UVM (43)

Power Aware (40)

Machine Learning (39)

Property Checking (37)

Safety Critical (36)

Coverage Closure (34)

Formal Apps (33)

SystemC (33)

Constraints (32)

Formal Coverage (32)

FPGA (31)

Compliance (30)

Equivalence Checking (29)

FPGA Designs (29)

Formal Analysis (29)

Bug Hunting (28)

Coverage (28)

Security Verification (28)

UVM Connect (28)

UVMC (28)

Analysis (27)

Avery Verification IP (27)

HW/SW Verification (27)

SoC (27)

Verification Efficiency (27)

Artificial Intelligence (26)

Emulation (26)

Generative AI (26)

Safety Architecture (26)

Simulation (26)

Connectivity (24)

Functional Verification (24)

RISC-V (24)

Safety Analysis (24)

Power Domain (23)

Requirements (23)

TLM 2.0 (23)

Verification Process (23)

osmosis 2022 (23)

osmosis 2024 (23)

Lint (22)

Metrics (21)

Requirements Traceability (21)

U2U Europe (21)

Analytics (20)

Methodology (20)

RDC (20)

Verification Productivity (20)

Coverage Metrics (19)

Lifecycle (19)

Performance (19)

Power Management (19)

Proofs (19)

Questa One (19)

Verification Planning (19)

DO-254 (18)

Fault Campaign (18)

PCIe (18)

Property Checks (18)

Stimulus (18)

U2U (18)

ASIC (17)

Assurance (17)

IEEE 1801 (17)

Safety Workflow (17)

State Space (17)

User2User (17)

DAC (16)

Design Optimization (16)

FPGA Verification (16)

SLEC (16)

Safety Mechanism (16)

CDC Methodology (15)

Code Coverage (15)

Collaborative Analysis (15)

DFT (15)

Debug Methodology (15)

Fault Injection (15)

Hardware Fault (15)

Netlist (15)

PCI Express (15)

osmosis Europe 2025 (15)

Coverage Points (14)

FSM (14)

Interactive Mode (14)

UVMC Kit (14)

Verification Management (14)

osmosis 2023 (14)

Acceleration (13)

Data Management (13)

Design for Test (13)

Electronic Systems (13)

Fault Simulation (13)

Livesim (13)

Power States (13)

Standards (13)

UVM Debug (13)

UVMF (13)

Waveform (13)

X-Propagation (13)

Abstraction (12)

Coverage Analysis (12)

DUT-TB (12)

Data-driven Verification (12)

Failure Analysis (12)

Formal Application (12)

HLS (12)

Memory (12)

Power Intent (12)

Regression (12)

VHDL (12)

Verification Closure (12)

ASIL (11)

Agentic AI (11)

Components (11)

Continuous Integration (11)

Deadlock (11)

IC Reliability (11)

Reset-Domain Crossing (11)

Reuse (11)

UVM Framework (11)

Advanced Debug Techniques (10)

Automotive Functional Safety Forum (10)

Big Data (10)

CDC Analysis (10)

Co-Emulation (10)

Creating and Using Constrained Random (10)

Design Constructs (10)

Fault Grading (10)

Functional Coverage (10)

Gate-Level (10)

Inconclusives (10)

Requirements Management (10)

Reset Issues (10)

SVA (10)

Safety Metrics (10)

Strategy (10)

Tool Assessment (10)

Verification Environment (10)

osmosis 2025 (10)

Aerospace and Defense Verification Tech Day (9)

Agentic Workflow (9)

Automation (9)

Controllers (9)

DFT Verification (9)

Design Complexity (9)

FPGA Prototyping (9)

FPU (9)

Fault Analysis (9)

Formal Verification Apps (9)

Integrated Environment (9)

Metastability (9)

NVMe (9)

Proof Coverage (9)

Properties (9)

Runtime (9)

Sequences (9)

Synchronization (9)

Verification IQ (9)

X-Tracing (9)

ABV (8)

Checkers (8)

Chiplets (8)

Clock Gating (8)

Corner-case Bugs (8)

Data Models (8)

Formal Assertion-Based Verification (8)

Functional Simulation (8)

HPC (8)

Hardware Acceleration (8)

Intelligent Automation (8)

Isolation (8)

Iterations (8)

Packages (8)

Power Optimization (8)

Processor Design Verification (8)

RTL Sign-Off (8)

Registers (8)

Retention (8)

Root of Trust (8)

Stimulus Generation (8)

TLM (8)

Tests (8)

UVM Basics (8)

Verilog (8)

X-Checking (8)

X-Corruption (8)

3DIC (7)

AMS (7)

Accellera (7)

Analog (7)

Bitstream (7)

Bounded Proof (7)

C++ (7)

Context-Aware Debug (7)

Convergence (7)

Design and Verification IP Forum (7)

Error Traces (7)

Floating-Point Units (7)

High-Level Synthesis (7)

Interconnect (7)

Israel Static & Formal Tech Day (7)

Metrics-Driven (7)

Mixed-Signal Verification (7)

Model Checking (7)

OOP (7)

Post-silicon Debug (7)

Property Debug (7)

Reachability Checks (7)

Reporting (7)

Safety (7)

Schematic (7)

Signal (7)

Structural Analysis (7)

Supply Network (7)

Transactions (7)

Universal Chiplet Interconnect Express (7)

VA Live 2023 - Huntsville (7)

VHDL 2008 (7)

VIQ (7)

Verification Effectiveness (7)

AI Algorithms (6)

AMBA (6)

Agentic AI Framework (6)

Algorithms (6)

Assertion-Based Verification (6)

Asynchronous Clock (6)

Bug Detection (6)

Constrained Random Stimulus (6)

Constrained Random Verification (6)

Coverage Measurement (6)

Data Mining (6)

Design Assurance (6)

Diagnostic Coverage (6)

Expressions (6)

Functional Correctness (6)

Gate-Level Simulation (6)

Hardware Security (6)

Interfaces (6)

Interoperability (6)

LLMs (6)

MCPs (6)

Matlab (6)

Modeling (6)

Power Efficiency (6)

Predictive Analysis (6)

Scalable Verification (6)

Secure Data Path (6)

Sequential Analysis (6)

Testplan (6)

Time-to-Market (6)

Traceability (6)

UCDB (6)

UCIe (6)

UVM Verification (6)

Unified Power Format (6)

VA Live 2026 - Hudson (6)

Verification Workflow (6)

AI Model (5)

ATPG (5)

Artificial Neural Network (5)

BIST (5)

CHERI (5)

Co-Simulation (5)

Computational Storage (5)

DSP (5)

Defect Coverage (5)

Design Cycle (5)

Design Integrity (5)

Development Environment (5)

Digital Design (5)

Driver (5)

Electronic Hardware (5)

Exhaustive (5)

FMEDA (5)

Formal Testbench (5)

Hardware Designs (5)

Hierarchical Flow (5)

High Speed (5)

Industry Trends (5)

Low Power Verification Forum (5)

MARLUG 2023 (5)

MARLUG 2024 (5)

March 2016 - Volume 12 Issue 1 (5)

Model Context Protocol (5)

Multi-Die (5)

Operators (5)

PSL (5)

Postsim (5)

Power Analysis (5)

Power Estimation (5)

Power Logic (5)

Property Analysis (5)

QVIP Configurator (5)

Random Faults (5)

Randomization (5)

Re-spins (5)

Reconvergence (5)

Reset-Domain Checking (5)

SFV (5)

Safety Verification (5)

Simulation Coverage (5)

Static & Formal Adoption (5)

Static Analyses (5)

Static Checks (5)

Stimulus Free Verification (5)

System Scaling (5)

Technology Scaling (5)

Test Verification (5)

Testbench Automation (5)

Tool Qualification (5)

UVM Forum (5)

VA Live 2023 - Westford (5)

VA Live 2024 - El Segundo (5)

VA Live 2024 - San Diego (5)

VA Live 2025 - El Segundo (5)

VA Live 2025 - Hudson (5)

Validation (5)

Verification Architecture (5)

X-Effects (5)

Backdoor Accesses (4)

Bit Width (4)

Breakpoint (4)

CDC Path (4)

Checkpoint (4)

Classes (4)

Conditionals (4)

Configuration (4)

Connections (4)

Constraint Solver (4)

Control Logic (4)

Conversion (4)

Coverage Holes (4)

DAC 2019 (4)

DAC 2024 (4)

Data Processing (4)

Data Transfer (4)

Debug Challenges (4)

Design Analysis (4)

Design Hierarchy (4)

Design IP (4)

Design Mitigation (4)

Fault List (4)

Formal Closure (4)

Formal Methods (4)

Glitches (4)

HBM (4)

HBM4 (4)

IP Blocks (4)

Implementation Driven Formal (4)

Inheritance (4)

LFM (4)

Large Language Models (4)

MBIST (4)

March 2015 - Volume 11 Issue 1 (4)

March 2024 - Volume 20 Issue 1 (4)

Memory Usage (4)

Memory-Mapped Registers (4)

Metastable (4)

Mitigation Architecture (4)

NVM Express (4)

OSCI (4)

Objectives (4)

PCIe Gen 6 (4)

PSS (4)

Parameterized Classes (4)

Portable Test & Stimulus (4)

QoR (4)

RTL Verification (4)

RTL-Aware Design (4)

Reset Architecture (4)

SVTB (4)

Sub-system Level (4)

Synergistic Verification (4)

Tessent Test Solutions (4)

UPF 4.0 (4)

Unified Coverage Database (4)

VA Live 2023 - Austin (4)

VA Live 2024 - Huntsville (4)

VA Live 2024 - Westford (4)

VA Live 2025 - Huntsville (4)

VA Live 2026 - El Segundo (4)

Verification Cycles (4)

Voltage Domain Crossing (4)

Waivers (4)

Whats New in Functional Verification (4)

Wilson Research Group (4)

X-Aware (4)

X-Mitigation (4)

Adaptive (3)

Analysis Port (3)

Autonomous Systems (3)

Black Boxing (3)

Block Level (3)

Bounded Model Checking (3)

Bounded Tasks (3)

Built-In Self-Test (3)

Cache Coherency (3)

Clock Propagation (3)

Co-Verification (3)

Command API (3)

Converters (3)

Coverage Exclusion (3)

Coverage Goals (3)

Cryptography (3)

Customization (3)

DDR (3)

Data Types (3)

December 2017 - Volume 13 Issue 3 (3)

Design Constraints (3)

Design Creation (3)

Design Scaling (3)

Directed Test (3)

Dynamic Power (3)

ECO (3)

Error (3)

Error Injection (3)

FWHW (3)

Fault Coverage (3)

GPU (3)

HDL Domain (3)

HLV (3)

Hardware Architecture (3)

Hardware Assurance (3)

Hardware Verification (3)

High-Speed (3)

IC Design (3)

IP Integration (3)

IP Security (3)

Initial States (3)

JEDEC (3)

July 2022 - Volume 18 Issue 2 (3)

June 2015 - Volume 11 Issue 2 (3)

March 2020 - Volume 16 Issue 1 (3)

March 2021 - Volume 17 Issue 1 (3)

Mathematical Analysis (3)

Memory Models (3)

Multi-Core Architectures (3)

Namespaces (3)

October 2012 - Volume 8 Issue 3 (3)

Parallel Simulation (3)

Power Architecture (3)

Power Consumption (3)

Processor Core Verification (3)

Protocol Checkers (3)

Python (3)

QFL (3)

RDC Design (3)

Radiation Mitigation (3)

Risk Mitigation (3)

SSD (3)

Safety Assurance (3)

Schematic Debug (3)

Sequential Optimization (3)

Sign-Off Methodology (3)

Silicon Lifecycle Management (3)

Simulink (3)

Specification (3)

Specification Driven Formal (3)

Spiral Refinement (3)

State Machine (3)

State Transitions (3)

System Level (3)

Tcl/Tk (3)

Test Coverage (3)

Tool Optimization (3)

Toolkit (3)

Trends (3)

Trust Verification (3)

UALink (3)

UVMC 2.3.3 (3)

UVMC 2.3.4 (3)

VA Live 2019 - Westford (3)

VA Live 2024 - Austin (3)

VA Live 2024 - Fremont (3)

VRM (3)

Variable (3)

Verification Bottleneck (3)

Verification Integrity (3)

Verification Trends (3)

Virtual Interface (3)

osmosis 2023 A&D (3)

2D/3D (2)

5G (2)

ADAS (2)

AEH (2)

AI Accelerator (2)

ARBM (2)

ASIL-C (2)

Abstract Specification (2)

Access Path (2)

Adoption Trends (2)

Affect Probability (2)

Application Lifecycle Management (2)

Architectural Verification (2)

Arrays (2)

Autonomous Vehicles (2)

BFMs (2)

Behavioral Modeling (2)

Bidirectional (2)

Bins (2)

Bit Flips (2)

Bus Conflicts (2)

C (2)

CDC Protocol (2)

CDC Signals (2)

CDC Violations (2)

CHI (2)

COCOTB (2)

Callbacks (2)

Campaign Management (2)

Certification (2)

Channel Detection (2)

Clock Bridge (2)

Clocking (2)

Clocking Verification Challenges (2)

Config_db (2)

Configuration Database (2)

Cover Properties (2)

Cover Statement (2)

Coverage Gap (2)

Coverage Intent (2)

Critical Storage (2)

Cross Coverage (2)

Cutpoint (2)

DFT Architecture (2)

DFT Methodology (2)

DPPM (2)

DVCON 2021 (2)

DVFS (2)

Data Encryption (2)

Data Link (2)

Dead Code (2)

December 2019 - Volume 15 Issue 3 (2)

December 2022 - Volume 18 Issue 3 (2)

Design Checking (2)

Design for Safety (2)

Digital Signal Processing (2)

Distributed Resource Management (2)

Elements List (2)

Equalization (2)

Equivalent RTL (2)

Ethernet (2)

FIT Rate (2)

Fabric (2)

Fault Detection (2)

Fault Model (2)

Fault Scenarios (2)

Flip-Flop (2)

Floating-Point Hardware (2)

Formal Simulation (2)

Four Retimer Aware (2)

Front and Back Door (2)

Full Spectrum FPGA (2)

GLS (2)

GOMACTech (2)

Governance (2)

Graph-Based Stimulus (2)

Hallucination (2)

Hardening (2)

Hardware-Assisted Verification (2)

Heterogeneous (2)

IEEE (2)

IEEE 754 (2)

IP-XACT (2)

ISA (2)

Illegal Bins (2)

Implementation Model (2)

Implicit/Explicit (2)

In-Circuit Simulation (2)

Initial Checks (2)

Instance (2)

Instance Mapping (2)

Instantiate (2)

Integration Level (2)

Intelligent Integration (2)

Interconnect Signals (2)

Jittering (2)

June 2013 - Volume 9 Issue 2 (2)

June 2014 - Volume 10 Issue 2 (2)

LVS (2)

Lane Margining (2)

Level-shifter (2)

Lockstep (2)

Loggers (2)

Logic Cone (2)

MIPI (2)

Machine Readable Specification (2)

March 2014 - Volume 10 Issue 1 (2)

March 2017 - Volume 13 Issue 1 (2)

March 2022 - Volume 18 Issue 1 (2)

Metric Validation (2)

Mixed-Signal Design (2)

Modules (2)

Monitor (2)

Multi-Language Environment (2)

Non-Determinism (2)

Non-Trivial Bug Escapes (2)

Object Oriented Programming (2)

Objects (2)

Observability (2)

October 2013 - Volume 9 Issue 3 (2)

OnChip (2)

Open Architecture (2)

Optical Retimer (2)

PAM4 (2)

PCI-SIG (2)

PCIe Gen 7 (2)

PCIe Gen 8 (2)

PHY (2)

PMHF (2)

Parameter (2)

Parameter-to-Signal (2)

Parameterized Tests (2)

Partitioning (2)

Pattern Splitting (2)

Point-to-Point Connections (2)

Polymorphism (2)

Power Profiling (2)

Power Reduction (2)

Precedence (2)

Property Generation (2)

Protocol Violations (2)

QCX (2)

Questa Design Solutions (2)

RDC Analysis (2)

RDC Violations (2)

Re-targeting (2)

Reference Model (2)

Reset Handling (2)

Reset Value (2)

Retargeting Flow (2)

Retimer Verification (2)

Retimers (2)

SKP (2)

SLM (2)

SPFM (2)

Scoreboard (2)

Security Vulnerabilities (2)

Semantics (2)

Sequential Clock Gating (2)

Sequential Logic (2)

Shift Left (2)

Software-Driven Verification (2)

Spice (2)

Split Transactor (2)

State Preservation (2)

Static Formal (2)

Structural Checks (2)

Structural Testing (2)

Sub-system (2)

Substrate (2)

Successive Refinement (2)

Supply Chain (2)

Sustainable Productivity (2)

Synthesizable (2)

System-in-Package (2)

TLM FIFOS (2)

Test Environment (2)

Test Generation (2)

Test Planning (2)

Test Ranking (2)

Testbench Architecture (2)

Testing Strategies (2)

Time Cone (2)

Transfer Protocols (2)

Transitive (2)

UPF 2.0 (2)

UPF 3.0 (2)

USB (2)

UVMC 2.3.0 (2)

UVMC 2.3.1 (2)

UVMC 2.3.2 (2)

Ultra Accelerator Link (2)

Universal Approximation (2)

Unreachability (2)

VA Live 2026 - Austin (2)

Vectors (2)

Virtual Prototyping (2)

WRG (2)

Wave Window (2)

X-Pessimism (2)

X-State (2)

osmosis 2024 A&D (2)

$display (1)

2.5D (1)

2.5DIC (1)

2020 Study (1)

3PIP (1)

AHB (1)

AHB-Lite (1)

AI Adoption (1)

AI Agents (1)

AOP (1)

APB (1)

API (1)

AXI (1)

Active Driver Tracing (1)

Address Space Management (1)

Advance Your Verification Methodology (1)

Agent (1)

Agile Development (1)

Alternate Routing ID (1)

Analysis Components (1)

Arithmetic (1)

Aspect Oriented Programming (1)

BISR (1)

Back Pointers (1)

Batch and Debug (1)

Bi-Directional (1)

Block to Chip (1)

Break on Change (1)

Bugged Out Podcast (1)

Build Phase (1)

C-PHY (1)

CMA (1)

COTS (1)

CSD (1)

CSI (1)

CSI-2 (1)

CXL (1)

Case Statements (1)

Checklists (1)

Class Objects (1)

Clock Cycle (1)

Cloud Computing (1)

Cloud-Based Environment (1)

Code Generator (1)

Code Quality (1)

Combinational Loops (1)

Component Measurement and Authentication (1)

Compute Express Link (1)

Cone of Influence (1)

Connected Verification (1)

Control Paths (1)

Control Points (1)

Controller Area Network (1)

Counterexample (1)

Cover Property (1)

Coverage Achievement (1)

Coverage Models (1)

D-PHY (1)

DRAM (1)

DVCon 2026 (1)

DVCon Europe (1)

Data Corruption (1)

Design Completion (1)

Design Specification (1)

Design.bin (1)

Determinism (1)

Deterministic Test (1)

DisplayPort (1)

Driver Tracing (1)

Dual Domains (1)

Dynamic CDC (1)

ED-80 (1)

EMC (1)

Electronic Design Integration (1)

Elliptic Curve (1)

Embedded Analytics (1)

Embedded Software (1)

Emerging Trends (1)

Enterprise Debug and Analysis (1)

Error Checking (1)

Execution Trace (1)

FPGA Development (1)

Factory (1)

February 2013 - Volume 9 Issue 1 (1)

February 2019 - Volume 15 Issue 1 (1)

Fibre Channel (1)

Finite State Machine (1)

Firing (1)

Flash (1)

Formal Test Planning (1)

Functional Monitoring (1)

Functional Verification Study (1)

Generation (1)

GitHub Copilot (1)

Golden Model (1)

HDMI (1)

HSI (1)

HYCON (1)

Hierarchical Components (1)

Hierarchical Sequences (1)

Host Processor (1)

IC/ASIC (1)

IEC 62304 (1)

IP Integrator (1)

IP Quality (1)

In-Circuit Emulation (1)

In-System Test (1)

Integer (1)

Interrupts (1)

Japanese (1)

July 2020 - Volume 16 Issue 2 (1)

July 2023 - Volume 19 Issue 2 (1)

June 2012 - Volume 8 Issue 2 (1)

June 2016 - Volume 12 Issue 2 (1)

June 2017 - Volume 13 Issue 2 (1)

June 2018 - Volume 14 Issue 2 (1)

June 2019 - Volume 15 Issue 2 (1)

LSTM (1)

Layouts (1)

Logic Faults (1)

Low Latency (1)

MUX (1)

Macro Arguments (1)

March 2018 - Volume 14 Issue 1 (1)

March 2023 - Volume 19 Issue 1 (1)

Marvell (1)

Mathworks (1)

Measurement (1)

Memory BIST (1)

Memory Debug (1)

Memory Leak (1)

Model Library (1)

Model-Based Design (1)

Multi-Cycle Paths (1)

NAND (1)

NLP (1)

NRRs (1)

Non-Resettable Registers (1)

November 2015 - Volume 11 Issue 3 (1)

November 2016 - Volume 12 Issue 3 (1)

November 2018 - Volume 14 Issue 3 (1)

November 2020 - Volume 16 Issue 3 (1)

Observer (1)

PCIe Gen 4 (1)

Partitioned Compile (1)

Phases (1)

Phrase Configuration (1)

Portability (1)

Power Gating (1)

Pre-Silicon (1)

Productivity Gap (1)

Profiling (1)

Project Time (1)

Prompts (1)

Property Assist (1)

Property Editor (1)

Prototyping (1)

QEMU (1)

QOS Processor (1)

RAM (1)

RDC Methodology (1)

RDMA (1)

RISC-V Verification Interface (1)

RNG (1)

RTL Assist (1)

RTL Emulation (1)

Receiver (1)

Recording (1)

Recurrent Neural Networks (1)

Release Notes (1)

Repair Architecture (1)

Reset Environment (1)

Reset Tree (1)

Respins (1)

Restore (1)

Root Complex (1)

Run Monitor (1)

SA-EDI (1)

SATA (1)

SCE-MI (1)

SOTIF (1)

SPDM (1)

SPI (1)

SafeSPI (1)

Safety Monitoring (1)

Scenario Generation (1)

Scripting (1)

Search (1)

Security Asset (1)

Security Protocol and Data Model (1)

Sequencer (1)

Sequential Errors (1)

Signal Processing Domain (1)

Single Root-IO Virtualization (1)

Single Step Debug (1)

Singleton (1)

Softmodel (1)

Software Layers (1)

Static CDC (1)

Static RDC (1)

Sub-Module (1)

Subscriber (1)

Supply Set (1)

Syntax (1)

Systemic Faults (1)

TBX (1)

TPU (1)

Test Compression (1)

Test Plan (1)

Tool Confidence Level (1)

Tool Detection (1)

Tool Impact (1)

Toolchains (1)

Trace Depth (1)

Transaction Layer (1)

Transactional Assertions (1)

Transactors (1)

Transmitter IP (1)

Tunneling (1)

UCIS (1)

UEC (1)

UPF 3.1 (1)

USB 3.0 (1)

USB 3.1 (1)

UVM Simulation (1)

UVM-MS (1)

UVMC 2.1.4 (1)

UVMC 2.2 (1)

Unary (1)

Unidirectional (1)

Use Models (1)

VA Live 2023 - El Segundo (1)

VC File (1)

VCMs (1)

VIP - 3.1 (1)

VSCode (1)

Values (1)

VbyOne (1)

Verbose (1)

Verbosity (1)

Verification Component (1)

Verification Quality (1)

Verification Run Manager (1)

Virtual Equivalence (1)

Virtual Methods (1)

Wall-Clock Run-Time (1)

Watchlist (1)

Windows (1)

X-Optimism (1)

XML (1)

YAML (1)

eFuse (1)

Show Less

June 2012

What to Expect After Adopting the Metrics
Planning, Measurement and Analysis Jun 01, 2012 Andreas Meyer Session

May 2012

Introduction to UVM Connect
UVMC May 31, 2012 Adam Erickson pdf
Connections
UVMC May 31, 2012 Adam Erickson pdf
UVM Connect User Guide
UVMC May 31, 2012 Adam Erickson pdf

February 2012

UVM Connect 2.1.4 Kit
UVMC Feb 20, 2012 John Stickley tar

October 2011

Introduction to SystemC & TLM-2.0
Acceleration Oct 27, 2011 John Stickley Session
SystemC & TLM-2.0 Testbench Modeling
Acceleration Oct 27, 2011 John Stickley Session
The SCE-MI 2.0 Standard
Acceleration Oct 27, 2011 John Stickley Session

April 2011

Power Aware Verification and UPF Tricks
Low Power Apr 08, 2011 Tom Fitzpatrick Webinar

February 2011

Overview and Welcome
Clock-Domain Crossing Feb 25, 2011 Harry Foster Session
Introduction to CDC
Clock-Domain Crossing Feb 25, 2011 Harry Foster Session
H/W-Assisted Testbench Acceleration
Acceleration Feb 25, 2011 Dr. Hans Van Der Schoot Session
Testbench Acceleration Depicted
Acceleration Feb 25, 2011 Dr. Hans Van Der Schoot Session
Modeling for Acceleration
Acceleration Feb 25, 2011 Dr. Hans Van Der Schoot Session
Testbench Acceleration Flow
Acceleration Feb 25, 2011 Dr. Hans Van Der Schoot Session