UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment
This article discusses how a UVM verification environment was set up easily for a mixed signal device under test (DUT) using a scripting tool developed in-house and based on a testbench configuration file. The article focuses mostly on presenting two mixed signal DUT examples and the corresponding UVM-based testbench with a digital-ontop structure.
Full-access members only
Register your account to view UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.