New UVMF Release

The UVM Framework (UVMF) provides a jump-start for learning UVM and building UVM verification environments.

Download 2023.4_2

Missing Forum Notifications?

Check out this blog post from Dave Rich on how to enable Forum Notifications.

Verification Horizons Blog

Upcoming FPU Webinar

Wednesday, Jan 22nd-8:00 AM PST

Streamlining FPU Verification with an Alternative to C-reference Model Approaches

Register Now!

Upcoming Formal Security Webinar

Wednesday, Feb 05th-8:00 AM PST

Explore How to Protect Against Data Corruption with Formal Security Verification

Register Now!
SIEMENS Verification Academy

Search Results

Filters
Reset All

Filters

Topic

Show More

Show Less

Content Type

Show More

Show Less

Audience

Tags

Show More

Show Less

1771 Results

  • Confidently Sign-off any Low-Power Designs without Consequences

    Resource (Technical Paper) - Mar 23, 2022 by

  • How to Avoid the Pitfalls of Mixing Formal and Simulation Coverage

    Resource (Slides) - Mar 23, 2022 by Mark Eslinger

    In this paper we will first review what these forms of "coverage" are telling the user, and how to merge them together in a manner that accurately reports status and expected behaviors.

  • How to Avoid the Pitfalls of Mixing Formal and Simulation Coverage

    Resource (Technical Paper) - Mar 23, 2022 by Mark Eslinger

    In this paper we will first review what these forms of "coverage" are telling the user, and how to merge them together in a manner that accurately reports status and expected behaviors.

  • How to Avoid the Pitfalls of Mixing Formal and Simulation Coverage

    Resource (Recording) - Mar 23, 2022 by Mark Eslinger

    In this paper we will first review what these forms of "coverage" are telling the user, and how to merge them together in a manner that accurately reports status and expected behaviors.

  • UVM-AMS - An Update on the Accellera UVM

    Resource (Slides) - Mar 23, 2022 by

  • Estimating Power Dissipation of End-User Application on RTL

    Resource (Slides) - Mar 23, 2022 by

  • UVM-AMS - An Update on the Accellera UVM

    Resource (Recording) - Mar 23, 2022 by

  • Modeling Analog Devices using SV-RNM

    Resource (Recording) - Mar 23, 2022 by

  • Path-based UPF Strategies Optimally Manage Power on your Designs

    Resource (Technical Paper) - Mar 23, 2022 by

  • Why not “Connect” using UVM Connect: Mixed Language communication got easier with UVMC (Video)

    Resource (Recording) - Mar 23, 2022 by Vishal Baskar

    Today's world deals with a lot of designs involving mixed languages like SV and SC. This paper describes an easy method of integrating these two languages, using TLM connections made via UVMC. Using a UVMC example, this paper will demonstrate how to build, connect and execute a verification simulation with SV and SC.

  • Why not “Connect” using UVM Connect: Mixed Language communication got easier with UVMC (Paper)

    Resource (Technical Paper) - Mar 23, 2022 by Vishal Baskar

    Today's world deals with a lot of designs involving mixed languages like SystemVerilog (SV) and SystemC (SC). This paper describes an easy method of integrating these two languages, using TLM connections made via UVM Connect (UVMC). Using a UVMC example, this paper will demonstrate how to build, connect and execute a verification simulation with SystemVerilog and SystemC.

  • Why not “Connect” using UVM Connect: Mixed Language communication got easier with UVMC (Poster)

    Resource (Technical Paper) - Mar 23, 2022 by Vishal Baskar

    Today's world deals with a lot of designs involving mixed languages like SV and SC. This paper describes an easy method of integrating these two languages, using TLM connections made via UVMC. Using a UVMC example, this paper will demonstrate how to build, connect and execute a verification simulation with SV and SC

  • Formal 101 - Fast, Scalable Formal Verification Made Easy

    Webinar - Mar 17, 2022 by Joe Hupcey

    In this session, we will give an overview of how to apply basic abstractions, how to set up & optimize constraints, and where and how to leverage Data Independence & Non-Determinism.

  • Fast, Scalable Formal Verification Made Easy

    Resource (Slides) - Mar 17, 2022 by

  • Fix an FPGA: Ways to Find and Fix FPGA Failures Faster

    Resource (Slides) - Mar 10, 2022 by Buu Huynh

    This session will identify how an RTL linting tool embedded within a continuous design checking process during code development and IP block integration can catch bug escapes earlier, while mitigating unforeseen FPGA development and design IP reuse cost.

  • Fix an FPGA: Ways to Find and Fix FPGA Failures Faster

    Webinar - Mar 10, 2022 by Buu Huynh

    This session will identify how an RTL linting tool embedded within a continuous design checking process during code development and IP block integration can catch bug escapes earlier, while mitigating unforeseen FPGA development and design IP reuse cost.

  • UVM Framework Release 2022.1

    Resource (Tarball) - Mar 09, 2022 by Bob Oden

    General Updates: Updated MATLAB® integration docs regarding stimgen output names matching design input names and clarified description of env variables used. Added section 1.8 in users guide regarding support options. Added uvmf_in_order_race_scoreboard_array to uvmf_base_pkg.

  • Verification of HPC Protocols and Memories

    Webinar - Mar 08, 2022 by Gordon Allan

    In this technical session we focus on the advances in PCI Express generation 6 protocol, and on the Compute Express Link (CXL) protocol.

  • Verification of HPC Protocols and Memories

    Resource (Slides) - Mar 08, 2022 by Gordon Allan

    To enable High Performance Compute (HPC) architectures goals, there are new interconnect protocols, memory solutions, and storage connectivity solutions at all levels of the datacenter, from chip through package, board, backplane, module, and rack to facility level. New solutions change the game for design and verification, and demand expertise and comprehensive support from EDA.

  • NVMe-oF – Simple, Invisible Fabric to Cloud Storage

    Article - Mar 02, 2022 by Dhruv Garg - Siemens EDA

    In this era of digitalization, we can manage most of our personal stuff online, such as handling bank transactions, ordering clothes, and booking cab rides. The COVID-19 pandemic has pushed us even closer to digitalization. We are now ordering groceries online and entertaining ourselves through the plethora of content available on various streaming platforms. Inevitably, there has been significant growth in the amount of data available online and the number of users consuming it.

  • Getting to Know Visualizer - Part I

    Article - Mar 02, 2022 by Rich Edelman

    The Visualizer Debug Environment is the user interface to debug, analyze and verify all our functional verification tools. Visualizer is first and foremost a waveform debugger. It also includes source code debug, transaction debug, C debug, driver tracing, X tracing, schematics, glitch debug, low power debug, and coverage analysis and coverage debug – all supporting Verilog, SystemVerilog, VHDL, System C, and C/C++.

  • Enabling Model-Based Design for DO-254 Certification Compliance

    Article - Mar 02, 2022 by Jacob Wiltgen

    Engineers can use Model-Based Design for requirements analysis, algorithm design, automatic HDL code generation, and verification to produce airborne electronic hardware that adheres to the DO-254 standard. The proposed Model-Based Design approach for DO-254 combines tools from MathWorks® and Siemens EDA for both design and verification. This workflow supports development phases from concept through implementation, streamlining development, and reducing costs.

  • How Do You “Qualify” Tools for DO-254 Programs?

    Article - Mar 02, 2022 by Michelle Lange, Tammy Reeve - Patmos Engineering Services

    Tools used in the design and verification of electronics have played a massive role in the dramatic evolution of these devices over the past few decades. After all, there is a limit to the amount of work and detail that even a good aerospace engineer can handle, but add the use of tools, and the sky (pun intended) is the limit.

  • Reflections on Users’ Experiences with SVA

    Article - Mar 02, 2022 by Ben Cohen

    In my years of contributions to the Verification Academy SystemVerilog Forum, I have seen trends in real users’ difficulties in the application of assertions, the expression of the requirements, the angle of attacks for verification, the misunderstandings of how SVA works, and the confusion as to which SVA option to use.

  • A Faster Approach to Co-Simulation Using Questa and VPI

    Article - Mar 02, 2022 by Vicente Bergas, Andrew Robertson, Marco Denicolai - Bitec

    Co-simulating systems, including RTL and software, may often require excessive computational times if a cycle-accurate CPU model is used. However, many co-simulation exercises do not necessarily require precise CPU models and may benefit from the solution proposed here. This article presents a not-widely-used method of co-simulation that doesn’t need a cycle-accurate CPU simulation model and reduces simulation time while still allowing functional testing of software and RTL.