Browse all content in Siemens Verification Academy with the tag power domain
Search Results - 19 results
Filters
April 2021
March 2021
-
Primary, Anonymous, or What? The Destiny of Ports from Design Top from Off-Chip
Low Power Mar 31, 2021 Webinar -
Primary, Anonymous, or What? The Destiny of Ports from Design Top from Off-Chip
Low Power Mar 31, 2021 pdf -
Primary, Anonymous, or What? The Destiny of Ports from Design Top from Off-Chip
Low Power Mar 31, 2021 pdf
June 2019
-
Integrated Approach to Power Domain/Clock-Domain Crossing Checks
Clock-Domain Crossing Jun 20, 2019 Webinar
February 2019
November 2018
August 2018
June 2018
-
Part 2: Power Aware Static Verification – From Power Intent to Microarchitectural Checks of Low-Power Designs
Low Power Jun 29, 2018 Article
March 2018
-
From Power Intent to Microarchitectural Checks of Low-Power Designs - Part 1
Low Power Mar 01, 2018 Article
March 2017
-
Free Yourself from the Tyranny of Power State Tables with Incrementally Refinable UPF
Low Power Mar 20, 2017 Paper -
Free Yourself from the Tyranny of Power State Tables with Incrementally Refinable UPF
Low Power Mar 20, 2017 pdf
August 2016
-
Power Aware CDC Verification of Dynamic Frequency and Voltage Scaling (DVFS) Artifacts
Clock-Domain Crossing Aug 26, 2016 Paper -
Power Aware CDC Verification of Dynamic Frequency and Voltage Scaling (DVFS) Artifacts
Clock-Domain Crossing Aug 26, 2016 pdf