Full Spectrum Equivalence Checking: From C++ to the FPGA Bitstream
In this session, we will equip you with comprehensive solutions to tackle current and emerging verification trends and compliance requirements for FPGA designs including optimizing verification productivity and quality and streamlining your high-level language verification flow for FPGA designs.
-
Session Registration
-
Session Overview
An introduction to Full Spectrum FPGA equivalence checking from C++ to the FPGA bitstream including information on:
- Streamlining your high-level language verification flow for FPGA designs
- Optimizing verification productivity and quality
- Benefits of Full Spectrum FPGA for hardware assurance and compliance
- Leveraging industry partner solutions
Whether you are an experienced verification engineer or are simply looking to expand your knowledge, this seminar will equip you with comprehensive solutions to tackle current and emerging verification trends and compliance requirements for FPGA designs.
What You Will Learn
- How to leverage Siemens and industry partner solutions to leverage your verified high-level language design and extend that verification through to the FPGA bitstream.
- Reasons to leverage Full Spectrum equivalence checking for FPGAs beyond verification to support safety, security, assurance and compliance.
Who Should Attend
- FPGA design engineers
- FPGA verification engineers
- Trust / Assurance engineers
- Safety engineers
- Security engineers
Products Covered
- Siemens Catapult Formal SLEC
- Siemens SLEC System
- Siemens Questa Equivalent RTL
- Siemens Questa Equivalent FPGA
