Search Results

Advanced Search

2370 Results

Beyond UVM Registers: Better, Faster, Smarter

Paper - Sep 10, 2015 by Rich Edelman

This paper proposes a re-think. A reconsideration of the goals and objectives, along with the implementation decisions. It discusses basic register model requirements and a suggested implementation and conceptual model that completely eliminates the need for a register library class, and the accompanying VPI interface to directly access the hardware.
Beyond UVM Registers: Better, Faster, Smarter

Resource (Paper (.PDF)) - Sep 10, 2015 by Rich Edelman

The UVM Register package is popular, and powerful, but complex. The new model introduced in this paper is simple and fast.
New School Thinking for Fast and Efficient Verification Using EZ-VIP

Webinar - Sep 02, 2015 by Jason Polychronopoulos

The session will show how to swiftly move through VIP instantiation, connection, configuration and protocol initialization, covering the use of UVM based verification IP for protocols such as PCI Express and MIPI CSI and DSI.
New School Regression Control

Webinar - Sep 01, 2015 by Darron May

Getting the very best from your verification resources requires a regression system that understands the verification process and is tightly integrated with workload management and distributed resource management software. Both requirements depend on visibility into available software and hardware resources, and by combining their strengths, users can massively improve productivity by reducing unnecessary verification cycles.
Evolution of Debug

Webinar - Aug 25, 2015 by Gordon Allan

In this session, Gordon Allan takes a critical look at the past, present and future challenges for debug, exploring real world situations drawn from years of experience in SoC design and verification, and describing leading-edge techniques and compelling solutions.
Conclusion: Impact of Design Size on First Silicon Success

Resource (Verification Horizons Blog) - Aug 22, 2015 by Harry Foster

This blog is a continuation of a series of blogs related to the 2014 Wilson Research Group Functional Verification Study ( click here ). In my previous blog , I present verification results findings in terms of schedules, number of required spins, and classification of functional bugs. In this blog, I conclude the series on the 2014 Wilson Research Group Functional Verification Study by providing a deeper analysis of respins by design size.
Part 12: IC/ASIC Verification Results Trends

Resource (Verification Horizons Blog) - Aug 17, 2015 by Harry Foster

This blog is a continuation of a series of blogs related to the 2014 Wilson Research Group Functional Verification Study ( click here ). In my previous blog , I provided data that suggest a significant amount of effort is being applied to functional verification. An important question the various studies have tried to answer is whether this increasing effort is paying off.
Part 11: IC/ASIC Power Management Trends

Resource (Verification Horizons Blog) - Aug 10, 2015 by Harry Foster

This blog is a continuation of a series of blogs related to the 2014 Wilson Research Group Functional Verification Study ( click here ). In my previous blog , I presented our study findings on various verification language and library adoption trends. In this blog, I focus on power trends. Today, we see that about 73 percent of design projects actively manage power with a wide variety of techniques, ranging from simple clock-gating, to complex hypervisor/OS-controlled power management schemes.
Evolution of Debug

Resource (Slides (.PDF)) - Jul 28, 2015 by Gordon Allan
Part 10: IC/ASIC Language and Library Adoption Trends

Resource (Verification Horizons Blog) - Jul 27, 2015 by Harry Foster

This blog is a continuation of a series of blogs related to the 2014 Wilson Research Group Functional Verification Study ( click here ). In my previous blog , I presented our study findings on various verification technology adoption trends. In this blog, I focus on language and library adoption trends. As previously noted, the reason some of the results sum to more than 100 percent is that some projects are using multiple languages; thus, individual projects can have multiple answers.
Part 9: IC/ASIC Verification Technology Adoption Trends

Resource (Verification Horizons Blog) - Jul 19, 2015 by Harry Foster

This blog is a continuation of a series of blogs related to the 2014 Wilson Research Group Functional Verification Study ( click here ). In my previous blog , I focused on the growing IC/ASIC design project resource trends due to rising design complexity. In this blog I examine various verification technology adoption trends.
Unleashing the Full Power of UPF Power States

Resource (Paper (.PDF)) - Jul 17, 2015 by
Part 8: IC/ASIC Resource Trends

Resource (Verification Horizons Blog) - Jul 13, 2015 by Harry Foster

This blog is a continuation of a series of blogs related to the 2014 Wilson Research Group Functional Verification Study ( click here ). In my previous blog , I focused on IC/ASIC design trends and rising complexity. In this blog, I plan to discuss the growing IC/ASIC design project resource trends due to rising design complexity.
Part 7: IC/ASIC Design Trends

Resource (Verification Horizons Blog) - Jul 08, 2015 by Harry Foster

This blog is a continuation of a series of blogs related to the 2014 Wilson Research Group Functional Verification Study ( click here ). In my previous blog , I focused on FPGA design and verification trends. I now will shift the focus of this series of blogs from FPGA trends to IC/ASIC trends.
EZ Verification with Questa Verification IP

Resource (Slides (.PDF)) - Jul 06, 2015 by Jason Polychronopoulos
New School Connectivity Checking

Webinar - Jul 01, 2015 by Mark Eslinger

This session discusses the use of a new school formal verification method which can be easily applied to solve the problem of connectivity checking with detailed case studies of how this formal app was used to automatically verify connectivity and accelerate the debug process.
Power Aware CDC Verification

Track - Jun 30, 2015 by Kurt Takara

In this track, you will learn the low power CDC methodology by discussing the low power CDC challenges, describing the UPF-related power logic structures relevant to CDC analysis, and explaining a low power CDC verification methodology.
Power Aware CDC Introduction and Overview

Session - Jun 30, 2015 by Kurt Takara

This session introduces the design challenges created by low power designs and the implications that these designs have on CDC verification.
Understanding Low Power Impact on CDC Logic

Session - Jun 30, 2015 by Kurt Takara

This session describes the impact of low power design techniques on design and CDC logic and also explains dynamic voltage and frequency scaling (DVFS) and its effect on CDC design and verification.
Describing Low Power Logic with UPF

Session - Jun 30, 2015 by Kurt Takara

This session describes the clock-domain crossing requirements for low power designs and explains the CDC issues introduced by power control logic.
Integrating Power Aware CDC into a Design Flow

Session - Jun 30, 2015 by Kurt Takara

This session describes a low power verification methodology and how the Questa Power Aware CDC solution may be integrated into your design flow.
Questa CDC Demo: Power Aware

Session - Jun 30, 2015 by Kurt Takara

This session demonstrates the Questa CDC Power Aware solution for verifying low power designs including clock-domain crossing (CDC) and voltage domain crossing (VDC) paths.
Verification Methodology Cookbooks

Cookbook - Jun 29, 2015 by Verification Methodology Team

Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
DAC 2015 Academy PDF Presentation: New Coverage Closure Techniques - Mentor Graphics

Resource - Jun 22, 2015 by
Debug Data API (DDA)

Resource (Slides (.PDF)) - Jun 19, 2015 by Ellie Burns