Search Results
Filters
Advanced Search
2075 Results
-
A New Stimulus Model for CPU Instruction Sets
Article - Nov 01, 2015 by Staffan Berg, Mike Andrews - Siemens EDA
Verifying that a specific implementation of a processor is fully compliant with the specification is a difficult task. Due to the very large total stimuli space it is difficult, if not impossible, to ensure that every architectural and micro-architectural feature has been exercised. Typical approaches involve collecting large test-suites of real SW, as well as using program generators based on constrained- random generation of instruction streams, but there are drawbacks to each.
-
On-Chip Debug – Reducing Overall ASIC Development Schedule Risk
Article - Nov 01, 2015 by Eric Rentschler - Siemens EDA
With ASIC complexity on the increase and unrelenting time-to-market pressure, many silicon design teams still face serious schedule risk from unplanned spins and long post-silicon debug cycles. However, there are opportunities on both the pre-silicon and post-silicon sides that can be systematically improved using on-chip debug solutions.
-
Hardware Emulation: Three Decades of Evolution - Part III
Article - Nov 01, 2015 by Dr. Lauro Rizzatti - Rizzatti LLC
At the beginning of the third decade, circa 2005, system and chip engineers were developing evermore complex designs that mixed many interconnected blocks, embedded multicore processors, digital signal processors (DSPs) and a plethora of peripherals, supported by large memories. The combination of all of these components gave real meaning to the designation system on chip (SoC).
-
QVIP Provides Thoroughness in Verification
Article - Nov 01, 2015 by Kiran Sharma, Vipin Kumar - Agnisys Technology Pvt. Ltd.
The present day designs use standard interfaces for the connection and management of functional blocks in System on Chips (SoCs). These interface protocols are so complex that, creating in-house VIPs could take a lot of engineer’s development time. A fully verified interface should include all the complex protocol compliance checking, generation and application of different test case scenarios, etc.
-
Minimizing Constraints to Debug Vacuous Proofs
Article - Nov 01, 2015 by Anshul Jain - Oski Technology
Most false positives (i.e. missing design bugs) during the practice of model checking on industrial designs can be reduced to the problem of a failing cover. Debugging the root cause of such a failing cover can be a laborious process, when the formal testbench has many constraints. This article describes a solution to minimize the number of model checking runs to isolate a minimal set of constraints necessary for the failure. This helps improve formal verification productivity.
-
A Generic UVM Scoreboard
Article - Nov 01, 2015 by Jacob Andersen, Kevin Seffensen, Peter Jensen - SyoSil ApS
All UVM engineers employ scoreboarding for checking DUT/reference model behavior, but only few spend their time wisely by employing an existing scoreboard architecture. The main reason is that existing frameworks have inadequately served user needs and have failed to improve user effectiveness in the debug situation. This article presents a better UVM scoreboard framework, focusing on scalability, architectural separation and connectivity to foreign environments.
-
Getting ISO 26262 Faults Straight
Resource (Verification Horizons Blog) - Oct 26, 2015 by Avidan Efody
Random hardware faults – i.e. individual gates going nuts and driving a value they’re not supposed to – are practically expected in every electronic device, at a very low probability. When we talk about mobile or home entertainment devices, we could live with their impact. But when we talk about safety critical designs, such as automotive or medical, we could well die from it. That explains why ISO 26262 automotive safety standard is obsessed with analyzing and minimizing the risk they pose.
-
Getting ISO 26262 Faults Straight
Article - Oct 23, 2015 by Avidan Efody
ISO 26262 for automotive requires that the impacts of random hardware faults on hardware used in vehicles are thoroughly analyzed and the risk of safety critical failures due to such faults is shown to be below a certain threshold.
-
Low Power Verification Techniques
Webinar - Sep 23, 2015 by Ellie Burns
This session highlights a "new school" low power methodology termed "successive refinement" that uses the strength of UPF in just such a structured approach.
-
Portable VHDL Testbench Automation with Intelligent Testbench Automation
Article - Sep 02, 2015 by Matthew Ballance
We've come a long way since digital designs were sketched as schematics by hand on paper and tested in the lab by wiring together discrete integrated circuits, applying generated signals and checking for proper behavior. Design evolved to gate-level on a workstation and on to RTL, while verification evolved from simple directed tests to directedrandom, constrained-random, and systematic testing. At each step in this evolution, significant investment has been made in training, development of reusable infrastructure, and tools. This level of investment means that switching to a new verification environment, for example, has a cost and tends to be a carefully-planned migration rather than an abrupt switch. In any migration process, technologies that help to bring new advances into the existing environment while continuing to be valuable in the future are critical methodological "bridges".
-
New School Thinking for Fast and Efficient Verification Using EZ-VIP
Webinar - Sep 02, 2015 by Jason Polychronopoulos
The session will show how to swiftly move through VIP instantiation, connection, configuration and protocol initialization, covering the use of UVM based verification IP for protocols such as PCI Express and MIPI CSI and DSI.
-
New School Regression Control
Webinar - Sep 01, 2015 by Darron May
Getting the very best from your verification resources requires a regression system that understands the verification process and is tightly integrated with workload management and distributed resource management software. Both requirements depend on visibility into available software and hardware resources, and by combining their strengths, users can massively improve productivity by reducing unnecessary verification cycles.
-
Evolution of Debug
Webinar - Aug 25, 2015 by Gordon Allan
In this session, Gordon Allan takes a critical look at the past, present and future challenges for debug, exploring real world situations drawn from years of experience in SoC design and verification, and describing leading-edge techniques and compelling solutions.
-
Evolution of Debug
Resource (Slides (.PDF)) - Jul 28, 2015 by Gordon Allan
-
Unleashing the Full Power of UPF Power States
Resource (Paper (.PDF)) - Jul 17, 2015 by
-
UVM Sans UVM - An Approach to Automating UVM Testbench Writing
Resource (Paper (.PDF)) - Jul 17, 2015 by
-
EZ Verification with Questa Verification IP
Resource (Slides (.PDF)) - Jul 06, 2015 by Jason Polychronopoulos
-
New School Connectivity Checking
Webinar - Jul 01, 2015 by Mark Eslinger
This session discusses the use of a new school formal verification method which can be easily applied to solve the problem of connectivity checking with detailed case studies of how this formal app was used to automatically verify connectivity and accelerate the debug process.
-
Power Aware CDC Verification
Track - Jun 30, 2015 by Kurt Takara
In this track, you will learn the low power CDC methodology by discussing the low power CDC challenges, describing the UPF-related power logic structures relevant to CDC analysis, and explaining a low power CDC verification methodology.
-
Power Aware CDC Introduction and Overview
Session - Jun 30, 2015 by Kurt Takara
This session introduces the design challenges created by low power designs and the implications that these designs have on CDC verification.
-
Understanding Low Power Impact on CDC Logic
Session - Jun 30, 2015 by Kurt Takara
This session describes the impact of low power design techniques on design and CDC logic and also explains dynamic voltage and frequency scaling (DVFS) and its effect on CDC design and verification.
-
Describing Low Power Logic with UPF
Session - Jun 30, 2015 by Kurt Takara
This session describes the clock-domain crossing requirements for low power designs and explains the CDC issues introduced by power control logic.
-
Integrating Power Aware CDC into a Design Flow
Session - Jun 30, 2015 by Kurt Takara
This session describes a low power verification methodology and how the Questa Power Aware CDC solution may be integrated into your design flow.
-
Questa CDC Power Aware
Session - Jun 30, 2015 by Kurt Takara
This session demonstrates the Questa CDC Power Aware solution for verifying low power designs including clock domain crossing (CDC) and voltage domain crossing (VDC) paths.
-
Verification Methodology Cookbooks
Cookbook - Jun 29, 2015 by Verification Methodology Team
Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.