Search Results
Filters
Advanced Search
2078 Results
-
Verify designs created in MATLAB or Simulink within subsystem or full-chip UVM simulations
Resource (Slides (.PDF)) - Oct 30, 2023 by Bob Oden
ASIC’s and FPGA’s increasingly include DSP, algorithm, AI, and ML blocks created using MATLAB or Simulink. Simulating these blocks within the context of adjacent RTL is required for verifying integration and system performance. Cooperation between Mathworks and Siemens has produced an automated flow for verifying these blocks within subsystem and full chip UVM based simulation environments.
-
When it Comes to Artificial Intelligence and Machine Learning, Siemens Has You Covered
Resource (Slides (.PDF)) - Oct 30, 2023 by Tom Fitzpatrick
You may have been told many different things about what AI/ML can do in the area of functional verification, but this presentation will give you the real story. Beginning with an overview of what AI/ML actually means and what technology is actually available today, we’ll explore many of the ways that we’re incorporating this exciting technology across our product portfolio.
-
Industry Trends in Functional Verification!
Resource (Slides (.PDF)) - Oct 30, 2023 by Harry Foster
This talk unveils the outcomes of a comprehensive two-decade-long double-blind industry study focusing on the functional verification of Application-Specific Integrated Circuit (ASIC) and Field-Programmable Gate Array (FPGA) designs, with a focus on the aerospace and defense markets. The insights derived from this extensive research shed light on a myriad of pressing challenges, notably the growing prevalence of bug escapes into production and the persistent issue of missed project schedules.
-
Success with Continuous Integration and Continuous Development (CI/CD) Pipeline using automated checking
Resource (Slides (.PDF)) - Oct 30, 2023 by Afzal Usmani - Siemens EDA
Mistakes happen, but finding and fixing issues late in programs increases overall program scope, as well as schedule and resource requirements. Competitive pressures push teams constantly to do more. Functional verification teams face significant challenges to build testbenches quickly, uncover design issues and enable rapid debug. Incomplete or incorrect bug fixes (or even a hurried introduction of new bugs) compound the problem.
-
MARLUG - 2023
Seminar - Oct 30, 2023 by Harry Foster
User2User Mid-Atlantic is your opportunity to learn, grow and connect with fellow technical experts who design leading-edge products using Siemens EDA tools.
-
Selective hardening in space applications
Resource (Verification Horizons Blog) - Oct 24, 2023 by Jacob Wiltgen
The space sector continues to experience disruption as innovation drives the creation of new business models across government and commercial entities. Low Earth Orbit (LEO) constellations, Traffic and Management applications, and advanced communication systems are just a few examples where innovation is driving the next generation of semiconductor development targeted for space based applications.
-
Similar but Different – The Tale of Transient and Permanent Faults
Resource (Paper (.PDF)) - Oct 18, 2023 by Charles Battikha
This paper highlights the fundamental differences between permanent and transient faults on digital circuits, and why this distinction is important in the context of the ISO 26262:2018 functional safety standard.
-
Similar but Different – The Tale of Transient and Permanent Faults
Paper - Oct 18, 2023 by Charles Battikha
When determining whether an IC is safe from random hardware faults, applying safety metrics such as PMHF, SPFM, and LFM, engineers must analyze both transient and permanent faults. This paper highlights the fundamental differences between permanent and transient faults on digital circuits, and why this distinction is important in the context of the ISO 26262:2018 functional safety standard.
-
Starting Your UVM Simulation
Resource (Verification Horizons Blog) - Oct 10, 2023 by Chris Spear
What happens when you start your simulation with a UVM testbench? Where should you put the uvm_config_db::set() calls to send the virtual interface to the test class? Are there potential race conditions? And what happens when your test is over?
-
Selective Radiation Mitigation for Integrated Circuits
Paper - Oct 09, 2023 by Jake Wiltgen
Shortened lifecycles and cost reduction coupled with the demand for advanced capabilities continue to challenge project teams delivering IC into space systems. To meet these demands, project teams continue evolving across all aspects of the lifecycle, including the implementation and verification of mitigation protections against single event effects. This paper defines a methodology that enables teams to perform selective radiation mitigation and implement an optimal mitigation architecture.
-
Selective Radiation Mitigation for Integrated Circuits
Resource (Paper (.PDF)) - Oct 09, 2023 by Jacob Wiltgen
This paper defines a methodology that enables teams to perform selective radiation mitigation and implement an optimal mitigation architecture.
-
Austemper Analysis and Fault Simulation
Resource (Fact Sheet) - Oct 02, 2023 by Ann Keffer
The Austemper closed-loop safety flow analyzes and validates the resilience of mission-critical designs to mitigate random faults. Early, accurate safety analysis with automatic identification of where to add safety enhancements, combined with fast fault simulation provides an efficient closed-loop safety flow for the development of automotive ICs.
-
Questa Formal Apps Fact Sheet
Resource (Fact Sheet) - Oct 01, 2023 by
Even the most carefully designed testbench is inherently incomplete since constrained-random methods cannot hit every corner case. Unfortunately, even after 100% functional coverage is achieved there can still be showstopper bugs hiding in unimagined state spaces. Questa Formal Apps statically analyze a design’s behavior with respect to a given set of properties; then exhaustively explore all possible input sequences in a breadth-first search manner.
-
Questa Verification IQ Fact Sheet
Resource (Fact Sheet) - Oct 01, 2023 by
Big data is transforming all industries, enabling them to innovate their products more rapidly and improve many aspects of our lives. EDA is powering these transformations. Verification needs to transform in step, so we can predict which test to run next, the root cause of a failure, and what stimulus is required. Questa Verification IQ is the Siemens EDA collaborative, data-driven verification solution that transforms the verification process using analytics, collaboration, and traceability.
-
Questa RDC Fact Sheet
Resource (Fact Sheet) - Oct 01, 2023 by
Questa RDC identifies reset domains, the related clock domains, and reset domain synchronizers, as well as low power structures via the Unified Power Format (UPF). The technology then exhaustively checks for any potential RDC errors, statically verifying that all signals crossing asynchronous reset and clock domain boundaries are guarded by RDC synchronizers. Any discovered issues are illustrated using familiar schematic and waveform displays.
-
Questa Lint Fact Sheet
Resource (Fact Sheet) - Oct 01, 2023 by
Questa Lint provides actionable results with low noise. Questa Lint reviews reported issues, then uses its deep understanding of every issue known to provide results different than inferred intent (as well as those known to cause false violations), to adapt the results. This results in Questa Lint reporting only the issues that need to be fixed, and in the order of those that matter most, resulting in actionable results and faster fix cycles.
-
Austemper Analysis and Fault Simulation
Resource (Fact Sheet) - Oct 01, 2023 by
The Austemper closed-loop safety flow analyzes and validates the resilience of mission-critical designs to mitigate random faults. Early, accurate safety analysis with automatic identification of where to add safety enhancements, combined with fast fault simulation provides an efficient closed-loop safety flow for the development of automotive ICs.
-
QuestaSim Fact Sheet
Resource (Fact Sheet) - Oct 01, 2023 by
The QuestaSim™ verification solution from Siemens EDA, a part of Siemens Digital Industries Software, continues to evolve in response to the growing complexity of SoC designs. In addition to the sheer size of designs and the inclusion of multiple embedded processors and advanced interconnect systems, the increase in software content and the configurability required by multi-platform design requires a functional verification solution that unifies a broad arsenal of verification features.
-
Questa Verification IQ Fact Sheet
Resource (Fact Sheet) - Oct 01, 2023 by
Questa Verification IQ is implemented in a web-based application framework providing scalable verification management with zero install for device and OS independence. It supports public, private, and hybrid cloud configurations with native collaboration and centralized data access. Questa Verification IQ presents all tasks within a familiar, modern, user interface protected by a secure, login-based licensing model, and it supports URL sharing and user-based notification systems.
-
Questa Signoff CDC Fact Sheet
Resource (Fact Sheet) - Oct 01, 2023 by
Questa Signoff CDC uses automated, advanced structural analysis algorithms optimized for gate-level analysis, as well as automated leveraging of waiver and CDC path information from Questa CDC RTL analysis for exacting, “low noise” results.
-
Questa Visualizer Fact Sheet
Resource (Fact Sheet) - Oct 01, 2023 by
For years the process of ASIC and FPGA design and verification debug consisted primarily of comprehending the structure and source code of the design with waveforms showing activity over time, based on testbench stimulus. Today, functional verification is exponentially complex with the emergence of new layers of design requirements (beyond basic functionality) that did not exist years ago; for example, clocking requirements, security requirements, safety requirements, and requirements.
-
Exploring the Multifaceted Landscape of Formal Coverage
Webinar - Sep 20, 2023 by Nicolae Tusinschi
In this session, you will recognize that formal coverage serves as a barometer for design quality, pinpointing areas that require further scrutiny to achieve robustness.
-
UVM Framework Release 2023.3
Resource (Tarball) - Sep 08, 2023 by Bob Oden
-
Digital Transformation: How Siemens EDA Helps You Engineer a Smarter Future Faster
Resource (Paper (.PDF)) - Sep 02, 2023 by Mike Santarini - Siemens EDA
This pace of digital transformation will accelerate even more rapidly as more companies begin to incorporate artificial intelligence (AI) and machine learning (ML) into their systems to leverage and even monetize the exponentially increasing amount of data produced by seemingly “everything digital.” Siemens EDA is dedicated to helping more companies advance in their digital transformation and engineer a smarter future faster.
-
Breaking the RISC-V Processor Customization Barrier with Formal Verification
Webinar - Jul 19, 2023 by Sven Beyer
In this session, you will learn the role that formal has in state-of-the-art processor DV and the QoS processor core verification workflow.