Lost in Code: Using Visualizer to Understand Someone’s UVM Testbench
It's always challenging for Design-Verification engineers to take over the ongoing complex testbench work from another engineer who is no longer working on the given project. In this presentation, we walk through 5 concrete steps you can take to fully understand a “new to you” UVM testbench.
Full-access members only
Register your account to view Lost in Code: Using Visualizer to Understand Someone’s UVM Testbench
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.